7540 Group
User's Manual

## RENESAS 8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 740 SERIES

Before using this material, please visit our website to confirm that this is the most current document available.

## Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http:// www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



## BEFORE USING THIS MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development. Chapter 3 also includes necessary information for systems development. You must refer to that chapter.

## 1. Organization

## - CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

## - CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

## - CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the list of registers.

## 2. Structure of register

The figure of each register structure describes its functions, contents at reset, and attributes as follows :


## 3. Supplementation

For details of software, refer to the "740 FAMILY SOFTWARE MANUAL."
For development tools, refer to the "Renesas Technology tool Index for 740 Family." Homepage (http:/ /www.renesas.com/eng/products/mpumcu/toolhp/mcu/740_e.htm).

## Table of contents

CHAPTER 1 HARDWARE
DESCRIPTION ..... 1-2
FEATURES ..... 1-2
APPLICATION ..... 1-2
PIN CONFIGURATION ..... 1-3
FUNCTIONAL BLOCK ..... 1-5
PIN DESCRIPTION ..... 1-8
GROUP EXPANSION ..... 1-9
FUNCTIONAL DESCRIPTION ..... 1-11
Central Processing Unit (CPU) ..... 1-11
Memory ..... 1-15
I/O Ports ..... 1-17
Interrupts ..... 1-21
Key Input Interrupt (Key-On Wake-Up) ..... 1-23
Timers ..... 1-24
Serial I/O ..... 1-35
A/D Converter ..... 1-41
Watchdog Timer ..... 1-42
Reset Circuit ..... 1-43
Clock Generating Circuit ..... 1-45
NOTES ON PROGRAMMING ..... 1-49
Processor Status Register ..... 1-49
Interrupts ..... 1-49
Decimal Calculations ..... 1-49
Ports ..... 1-49
A/D Conversion ..... 1-49
Instruction Execution Timing ..... 1-49
CPU Mode Register ..... 1-49
State Transition ..... 1-49
NOTES ON HARDWARE ..... 1-49
Handling of Power Source Pin ..... 1-49
One Time PROM Version ..... 1-49
NOTES ON PERIPHERAL FUNCTIONS ..... 1-50
■ Interrupt ..... 1-50

- Timers ..... 1-50
- Timer A ..... 1-50
- Timer X ..... 1-50
- Timer Y: Programmable Generation Waveform Mode ..... 1-50
■ Timer Z: Programmable Waveform Generation Mode ..... 1-50
- Timer Z: Programmable One-shot Generation Mode ..... 1-51
- Timer Z: Programmable Wait One-shot Generation Mode ..... 1-51
- Serial I/O ..... 1-51
- A/D Converter ..... 1-51
- Notes on Clock Generating Circuit ..... 1-52
- Notes on Power Source Volage ..... 1-52
■ Electric Characteristic Differences Among Mask ROM and One Time PROM Version MCUs ..... 1-52
DATA REQUIRED FOR MASK ORDERS ..... 1-53
DATA REQUIRED FOR ROM PROGRAMMING ORDERS ..... 1-53
ROM PROGRAMMING METHOD ..... 1-53
FUNCTIONAL DESCRIPTION SUPPLEMENT ..... 1-54
CHAPTER 2 APPLICATION
2.1 I/O port ..... 2-2
2.1.1 Memory map ..... 2-2
2.1.2 Relevant registers ..... 2-3
2.1.3 Application example of key-on wake up (1) ..... 2-7
2.1.4 Application example of key-on wake up (2) ..... 2-9
2.1.5 Handling of unused pins ..... 2-10
2.1.6 Notes on input and output ports ..... 2-11
2.1.7 Termination of unused pins ..... 2-12
2.2 Timer A ..... 2-13
2.2.1 Memory map ..... 2-13
2.2.2 Relevant registers ..... 2-14
2.2.3 Timer mode ..... 2-19
2.2.4 Period measurement mode ..... 2-22
2.2.5 Event counter mode ..... 2-26
2.2.6 Pulse width HL continuously measurement mode ..... 2-30
2.2.7 Notes on timer A ..... 2-35
2.3 Timer 1 ..... 2-36
2.3.1 Memory map ..... 2-36
2.3.2 Relevant registers ..... 2-36
2.3.3 Timer 1 operation description ..... 2-39
2.3.4 Notes on timer 1 ..... 2-39
2.4 Timer X ..... 2-40
2.4.1 Memory map ..... 2-40
2.4.2 Relevant registers ..... 2-41
2.4.3 Timer mode ..... 2-46
2.4.4 Pulse output mode ..... 2-50
2.4.5 Event counter mode ..... 2-54
2.4.6 Pulse width measurement mode ..... 2-58
2.4.7 Notes on timer $X$. ..... 2-62
2.5 Timer $\mathbf{Y}$ and timer $\mathbf{Z}$ ..... 2-63
2.5.1 Memory map ..... 2-63
2.5.2 Relevant registers ..... 2-64
2.5.3 Timer mode (timer Y and timer Z) ..... 2-73
2.5.4 Programmable waveform generation mode (timer Y and timer Z ) ..... 2-77
2.5.5 Programmable one-shot generation mode (timer $Z$ ) ..... 2-84
2.5.6 Programmable wait one-shot generation mode (timer Z) ..... 2-91
2.5.7 Notes on timer $Y$ and timer $Z$ ..... 2-99
2.6 Serial I/O1 ..... 2-101
2.6.1 Memory map ..... 2-101
2.6.2 Relevant registers ..... 2-101
2.6.3 Serial I/O1 transfer data format ..... 2-105
2.6.4 Application example of clock synchronous serial I/O1 ..... 2-106
2.6.5 Application example of clock asynchronous serial I/O1 ..... 2-112
2.6.6 Notes on Serial I/O1 ..... 2-118
2.7 Serial I/O2 ..... 2-120
2.7.1 Memory map ..... 2-120
2.7.2 Relevant registers ..... 2-120
2.7.3 Application example of serial I/O2 ..... 2-123
2.7.4 Notes on serial I/O2 ..... 2-128
2.8 A/D converter ..... 2-129
2.8.1 Memory map ..... 2-129
2.8.2 Relevant registers ..... 2-129
2.8.3 A/D converter application examples ..... 2-132
2.8.4 Notes on A/D converter ..... 2-134
2.9 Oscillation control ..... 2-135
2.9.1 Memory map ..... 2-135
2.9.2 Relevant registers ..... 2-135
2.9.3 Application example of on-chip oscillator ..... 2-137
2.9.4 Oscillation stop detection circuit ..... 2-139
2.9.5 State transition ..... 2-142
2.9.6 Notes on oscillation stop detection circuit ..... 2-145
CHAPTER 3 APPENDIX
3.1 Electrical characteristics ..... 3-2
3.1.1 7540 Group (General purpose) ..... 3-2
3.1.2 7540Group (Extended operating temperature version) ..... 3-13
3.1.3 7540Group (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version) ..... 3-22
3.2 Typical characteristics ..... 3-31
3.2.1 Mask ROM version ..... 3-31
3.2.2 One Time PROM version ..... 3-52
3.3 Notes on use ..... 3-73
3.3.1 Notes on input and output ports ..... 3-73
3.3.2 Termination of unused pins ..... 3-74
3.3.3 Notes on Timer ..... 3-75
3.3.4 Notes on Timer A ..... 3-75
3.3.5 Notes on timer 1 ..... 3-75
3.3.6 Notes on Timer $X$ ..... 3-76
3.3.7 Notes on timer $Y$ and timer $Z$ ..... 3-77
3.3.8 Notes on Serial I/O1 ..... 3-79
3.3.9 Notes on serial I/O2 ..... 3-81
3.3.10 Notes on A/D converter ..... 3-82
3.3.11 Notes on oscillation stop detection circuit ..... 3-83
3.3.12 Notes on CPU mode register ..... 3-85
3.3.13 Notes on interrupts ..... 3-86
3.3.14 Notes on RESET pin ..... 3-87
3.3.15 Notes on programming ..... 3-88
3.3.16 Programming and test of built-in PROM version ..... 3-90
3.3.17 Handling of Power Source Pin ..... 3-90
3.3.18 Notes on built-in PROM version ..... 3-91
3.3.19 Notes on Power Source Voltage ..... 3-91
3.3.20 Electric Characteristic Differences Among Mask ROM and One Time PROM Version MCUs ..... 3-91
3.4 Countermeasures against noise ..... 3-92
3.4.1 Shortest wiring length ..... 3-92
3.4.2 Connection of bypass capacitor across $\mathrm{V}_{\text {ss }}$ line and V cc line ..... 3-94
3.4.3 Wiring to analog input pins ..... 3-95
3.4.4 Oscillator concerns ..... 3-95
3.4.5 Setup for I/O ports ..... 3-96
3.4.6 Providing of watchdog timer function by software ..... 3-97
3.5 List of registers ..... 3-98
3.6 Package outline ..... 3-120
3.7 Machine instructions ..... 3-122
3.8 List of instruction code ..... 3-133
3.9 SFR memory map ..... 3-134
3.10 Pin configurations ..... 3-135
3.11 Differences between 7540 Group and 7531 Group ..... 3-139


## List of figures

## CHAPTER 1 HARDWARE

Fig. 1 Pin configuration (32P6U-A type) ..... 1-3
Fig. 2 Pin configuration (36P2R-A type) ..... 1-3
Fig. 3 Pin configuration (32P4B-A type) ..... 1-4
Fig. 4 Pin configuration (42S1M type) ..... 1-4
Fig. 5 Functional block diagram (32P6U package) ..... 1-5
Fig. 6 Functional block diagram (36P2R package) ..... 1-6
Fig. 7 Functional block diagram (32P4B package) ..... 1-7
Fig. 8 Memory expansion plan ..... 1-9
Fig. 9740 Family CPU register structure ..... 1-11
Fig. 10 Register push and pop at interrupt generation and subroutine call ..... 1-12
Fig. 11 Structure of CPU mode register ..... 1-14
Fig. 12 Switching method of CPU mode register ..... 1-14
Fig. 13 Memory map diagram ..... 1-15
Fig. 14 Memory map of special function register (SFR) ..... 1-16
Fig. 15 Structure of pull-up control register ..... 1-17
Fig. 16 Structure of port P1P3 control register ..... 1-17
Fig. 17 Block diagram of ports (1) ..... 1-19
Fig. 18 Block diagram of ports (2) ..... 1-20
Fig. 19 Interrupt control ..... 1-22
Fig. 20 Structure of Interrupt-related registers ..... 1-22
Fig. 21 Connection example when using key input interrupt and port P0 block diagram ..... -23
Fig. 22 Structure of timer A mode register ..... 1-25
Fig. 23 Structure of timer $X$ mode register ..... 1-26
Fig. 24 Timer count source set register ..... 1-26
Fig. 25 Structure of timer Y, Z mode register ..... 1-32
Fig. 26 Structure of timer Y, Z waveform output control register ..... 1-32
Fig. 27 Structure of one-shot start register ..... 1-32
Fig. 28 Block diagram of timer 1 and timer A ..... 1-33
Fig. 29 Block diagram of timer X, timer Y and timer Z ..... 1-34
Fig. 30 Block diagram of clock synchronous serial I/O1 ..... 1-35
Fig. 31 Operation of clock synchronous serial I/O1 function ..... 1-35
Fig. 32 Block diagram of UART serial I/O1 ..... 1-36
Fig. 33 Operation of UART serial I/O1 function ..... 1-36
Fig. 34 Structure of serial I/O1-related registers ..... 1-38
Fig. 35 Structure of serial I/O2 control registers ..... 1-39
Fig. 36 Block diagram of serial I/O2 ..... 1-39
Fig. 37 Serial I/O2 timing (LSB first) ..... 1-40
Fig. 38 Structure of $A / D$ control register ..... 1-41
Fig. 39 Structure of $A / D$ conversion register ..... 1-41
Fig. 40 Block diagram of A/D converter ..... 1-41
Fig. 41 Block diagram of watchdog timer ..... 1-42
Fig. 42 Structure of watchdog timer control register ..... 1-42
Fig. 43 Example of reset circuit ..... 1-43
Fig. 44 Timing diagram at reset ..... 1-43
Fig. 45 Internal status of microcomputer at reset ..... 1-44
Fig. 46 External circuit of ceramic resonator ..... 1-45
Fig. 47 External circuit of RC oscillation ..... 1-45
Fig. 48 External clock input circuit ..... 1-45
Fig. 49 Processing of $X_{i n}$ and Xоut pins at on-chip oscillator operation ..... 1-45
Fig. 50 Structure of MISRG ..... 1-46
Fig. 51 Block diagram of internal clock generating circuit (for ceramic resonator) ..... 1-47
Fig. 52 Block diagram of internal clock generating circuit (for RC oscillation) ..... 1-47
Fig. 53 State transition ..... 1-48
Fig. 54 Programming and testing of One Time PROM version ..... 1-53
Fig. 55 Timing chart after an interrupt occurs ..... 1-55
Fig. 56 Time up to execution of the interrupt processing routine ..... 1-55
Fig. 57 A/D conversion equivalent circuit ..... 1-57
Fig. 58 A/D conversion timing chart ..... 1-57
CHAPTER 2 APPLICATION
Fig. 2.1.1 Memory map of registers relevant to I/O port ..... 2-2
Fig. 2.1.2 Structure of Port $\mathrm{Pi}(\mathrm{i}=0,2,3)$ ..... 2-3
Fig. 2.1.3 Structure of Port P1 ..... 2-3
Fig. 2.1.4 Structure of Port Pi direction register $(i=0,2,3)$ ..... 2-4
Fig. 2.1.5 Structure of Port P1 direction register ..... 2-4
Fig. 2.1.6 Structure of Pull-up control register ..... 2-5
Fig. 2.1.7 Structure of Port P1P3 control register ..... 2-5
Fig. 2.1.8 Structure of Interrupt edge selection register ..... 2-6
Fig. 2.1.9 Structure of Interrupt request register 1 ..... 2-6
Fig. 2.1.10 Structure of Interrupt control register 1 ..... 2-7
Fig. 2.1.11 Example of application circuit ..... 2-7
Fig. 2.1.12 Example of control procedure (1) ..... 2-8
Fig. 2.1.13 Example of control procedure (2) ..... 2-9
Fig. 2.2.1 Memory map of registers relevant to timer A ..... 2-13
Fig. 2.2.2 Structure of Port P0 direction register ..... 2-14
Fig. 2.2.3 Structure of Pull-up control register ..... 2-14
Fig. 2.2.4 Structure of Timer A mode register ..... 2-15
Fig. 2.2.5 Structure of Timer A register ..... 2-16
Fig. 2.2.6 Structure of Interrupt edge selection register ..... 2-16
Fig. 2.2.7 Structure of Interrupt request register 1 ..... 2-17
Fig. 2.2.8 Structure of Interrupt request register 2 ..... 2-17
Fig. 2.2.9 Structure of Interrupt control register 1 ..... 2-18
Fig. 2.2.10 Structure of Interrupt control register 2 ..... 2-18
Fig. 2.2.11 Setting method for timer mode ..... 2-20
Fig. 2.2.12 Example of control procedure ..... 2-21
Fig. 2.2.13 Setting method for period measurement mode (1) ..... 2-22
Fig. 2.2.14 Setting method for period measurement mode (2) ..... 2-23
Fig. 2.2.15 Example of peripheral circuit ..... 2-24
Fig. 2.2.16 Example of control procedure ..... 2-25
Fig. 2.2.17 Setting method for event counter mode (1) ..... 2-26
Fig. 2.2.18 Setting method for event counter mode (2) ..... 2-27
Fig. 2.2.19 Example of measurement method of frequency ..... 2-28
Fig. 2.2.20 Example of control procedure ..... 2-29
Fig. 2.2.21 Setting method for pulse width HL continuously measurement mode (1) ..... 2-30
Fig. 2.2.22 Setting method for pulse width HL continuously measurement mode (2) ..... 2-31
Fig. 2.2.23 Example of peripheral circuit ..... 2-32
Fig. 2.2.24 Operation timing when ringing pulse is input ..... 2-32
Fig. 2.2.25 Example of control procedure (1) ..... 2-33
Fig. 2.2.26 Example of control procedure (2) ..... 2-34
Fig. 2.3.1 Memory map of registers relevant to timer 1 ..... 2-36
Fig. 2.3.2 Structure of Prescaler 1 ..... 2-36
Fig. 2.3.3 Structure of Timer 1 ..... 2-37
Fig. 2.3.4 Structure of MISRG ..... 2-37
Fig. 2.3.5 Structure of Interrupt request register 2 ..... 2-38
Fig. 2.3.6 Structure of Interrupt control register 2 ..... 2-38
Fig. 2.4.1 Memory map of registers relevant to timer X ..... 2-40
Fig. 2.4.2 Structure of Port P0 direction register ..... 2-41
Fig. 2.4.3 Structure of Port P1 direction register ..... 2-41
Fig. 2.4.4 Structure of Timer X mode register. ..... 2-42
Fig. 2.4.5 Structure of Prescaler X. ..... 2-43
Fig. 2.4.6 Structure of Timer X ..... 2-43
Fig. 2.4.7 Structure of Timer count source set register ..... 2-44
Fig. 2.4.8 Structure of Interrupt request register 1 ..... 2-45
Fig. 2.4.9 Structure of Interrupt control register 1 ..... 2-45
Fig. 2.4.10 Setting method for timer mode ..... 2-47
Fig. 2.4.11 Connection of timer and setting of division ratio ..... 2-48
Fig. 2.4.12 Example of control procedure ..... 2-49
Fig. 2.4.13 Setting method for pulse output mode (1) ..... 2-50
Fig. 2.4.14 Setting method for pulse output mode (2) ..... 2-51
Fig. 2.4.15 Example of peripheral circuit ..... 2-52
Fig. 2.4.16 Connection of timer and setting of division ratio ..... 2-52
Fig. 2.4.17 Example of control procedure ..... 2-53
Fig. 2.4.18 Setting method for event counter mode (1) ..... 2-54
Fig. 2.4.19 Setting method for event counter mode (2) ..... 2-55
Fig. 2.4.20 Example of peripheral circuit ..... 2-56
Fig. 2.4.21 Method of measuring water flow rate ..... 2-56
Fig. 2.4.22 Example of control procedure ..... 2-57
Fig. 2.4.23 Setting method for pulse width measurement mode (1) ..... 2-58
Fig. 2.4.24 Setting method for pulse width measurement mode (2) ..... 2-59
Fig. 2.4.25 Connection of timer and setting of division ratio ..... 2-60
Fig. 2.4.26 Example of control procedure ..... 2-61
Fig. 2.5.1 Memory map of registers relevant to timer Y and timer Z ..... 2-63
Fig. 2.5.2 Structure of Port P0 direction register ..... 2-64
Fig. 2.5.3 Structure of Port P3 direction register ..... 2-64
Fig. 2.5.4 Structure of Pull-up control register ..... 2-65
Fig. 2.5.5 Structure of Port P1P3 control register ..... 2-65
Fig. 2.5.6 Structure of Timer Y, Z mode register. ..... 2-66
Fig. 2.5.7 Structure of Prescaler Y, Prescaler Z ..... 2-66
Fig. 2.5.8 Structure of Timer Y secondary, Timer Z secondary ..... 2-67
Fig. 2.5.9 Structure of Timer Y primary, Timer Z primary ..... 2-67
Fig. 2.5.10 Structure of Timer Y, Z waveform output control register ..... 2-68
Fig. 2.5.11 Structure of One-shot start register ..... 2-68
Fig. 2.5.12 Structure of Timer count source set register ..... 2-69
Fig. 2.5.13 Structure of Interrupt edge selection register ..... 2-69
Fig. 2.5.14 Structure of CPU mode register ..... 2-70
Fig. 2.5.15 Structure of Interrupt request register 1 ..... 2-71
Fig. 2.5.16 Structure of Interrupt request register 2 ..... 2-71
Fig. 2.5.17 Structure of Interrupt control register 1 ..... 2-72
Fig. 2.5.18 Structure of Interrupt control register 2 ..... 2-72
Fig. 2.5.19 Setting method for timer mode ..... 2-74
Fig. 2.5.20 Example of peripheral circuit ..... 2-75
Fig. 2.5.21 Method of measuring water flow rate ..... 2-75
Fig. 2.5.22 Example of control procedure ..... 2-76
Fig. 2.5.23 Timing diagram of programmable waveform generation mode ..... 2-79
Fig. 2.5.24 Setting method for programmable waveform generation mode (1) ..... 2-80
Fig. 2.5.25 Setting method for programmable waveform generation mode (2) ..... 2-81
Fig. 2.5.26 Example of waveform output ..... 2-82
Fig. 2.5.27 Example of control procedure ..... 2-83
Fig. 2.5.28 Timing diagram of programmable one-shot generation mode ..... 2-85
Fig. 2.5.29 Setting method for programmable one-shot generation mode (1) ..... 2-86
Fig. 2.5.30 Setting method for programmable one-shot generation mode (2) ..... 2-87
Fig. 2.5.31 Setting method for programmable one-shot generation mode (3) ..... 2-88
Fig. 2.5.32 Example of peripheral circuit ..... 2-89
Fig. 2.5.33 Example of operation timing ..... 2-89
Fig. 2.5.34 Example of control procedure ..... 2-90
Fig. 2.5.35 Timing diagram of programmable wait one-shot generation mode ..... 2-93
Fig. 2.5.36 Setting method for programmable wait one-shot generation mode (1) ..... 2-94
Fig. 2.5.37 Setting method for programmable wait one-shot generation mode (2) ..... 2-95
Fig. 2.5.38 Setting method for programmable wait one-shot generation mode (3) ..... 2-96
Fig. 2.5.39 Example of waveform generation and peripheral circuit ..... 2-97
Fig. 2.5.40 Example of control procedure ..... 2-98
Fig. 2.6.1 Memory map of registers relevant to serial I/O ..... 2-101
Fig. 2.6.2 Structure of Transmit/Receive buffer register ..... 2-101
Fig. 2.6.3 Structure of Serial I/O1 status register ..... 2-102
Fig. 2.6.4 Structure of Serial I/O1 control register ..... 2-102
Fig. 2.6.5 Structure of UART control register ..... 2-103
Fig. 2.6.6 Structure of Baud rate generator ..... 2-103
Fig. 2.6.7 Structure of Interrupt request register 1 ..... 2-104
Fig. 2.6.8 Structure of Interrupt control register 1 ..... 2-104
Fig. 2.6.9 Serial I/O1 transfer data format ..... 2-105
Fig. 2.6.10 Setting method for clock synchronous serial I/O1 (1) ..... 2-107
Fig. 2.6.11 Setting method for clock synchronous serial I/O1 (2) ..... 2-108
Fig. 2.6.12 Connection diagram ..... 2-109
Fig. 2.6.13 Timing chart ..... 2-109
Fig. 2.6.14 Control procedure of transmitter ..... 2-110
Fig. 2.6.15 Control procedure of receiver ..... 2-111
Fig. 2.6.16 Setting method for UART of serial I/O1 (1) ..... 2-113
Fig. 2.6.17 Setting method for UART of serial I/O1 (2) ..... 2-114
Fig. 2.6.18 Connection diagram ..... 2-115
Fig. 2.6.19 Timing chart ..... 2-115
Fig. 2.6.20 Control procedure of transmitter ..... 2-116
Fig. 2.6.21 Control procedure of receiver ..... 2-117
Fig. 2.6.22 Sequence of setting serial I/O1 control register again ..... 2-119
Fig. 2.7.1 Memory map of registers relevant to serial I/O2 ..... 2-120
Fig. 2.7.2 Structure of Port P1 direction register ..... 2-120
Fig. 2.7.3 Structure of Serial I/O2 control register ..... 2-121
Fig. 2.7.4 Structure of Serial I/O2 register ..... 2-121
Fig. 2.7.5 Structure of Interrupt request register 2 ..... 2-122
Fig. 2.7.6 Structure of Interrupt control register 2 ..... 2-122
Fig. 2.7.7 Setting method for serial I/O2 ..... 2-123
Fig. 2.7.8 Setting method for serial I/O2 ..... 2-124
Fig. 2.7.9 Connection diagram ..... 2-125
Fig. 2.7.10 Timing chart ..... 2-125
Fig. 2.7.11 Control procedure of transmission side ..... 2-126
Fig. 2.7.12 Control procedure of reception side ..... 2-127
Fig. 2.8.1 Memory map of registers relevant to A/D converter ..... 2-129
Fig. 2.8.2 Structure of A/D control register ..... 2-129
Fig. 2.8.3 Structure of A/D conversion register (low-order) ..... 2-130
Fig. 2.8.4 Structure of A/D conversion register (high-order) ..... 2-130
Fig. 2.8.5 Structure of Interrupt request register 2 ..... 2-131
Fig. 2.8.6 Structure of Interrupt control register 2 ..... 2-131
Fig. 2.8.7 Relevant registers setting ..... 2-132
Fig. 2.8.8 Connection diagram ..... 2-133
Fig. 2.8.9 Control procedure ..... 2-133
Fig. 2.8.10 Connection diagram ..... 2-134
Fig. 2.9.1 Memory map of registers relevant to oscillation control ..... 2-135
Fig. 2.9.2 Structure of MISRG ..... 2-135
Fig. 2.9.3 Structure of Watchdog timer control register ..... 2-136
Fig. 2.9.4 Structure of CPU mode register ..... 2-136
Fig. 2.9.5 Setting method when the on-chip oscillator is used as the operation clock. ..... 2-137
Fig. 2.9.6 Control procedure ..... 2-138
Fig. 2.9.7 Initial setting method for the oscillation stop detection circuit ..... 2-140
Fig. 2.9.8 Setting method for the oscillation stop detection circuit in main processing ..... 2-141
Fig. 2.9.9 State transition ..... 2-142
Fig. 2.9.10 Example of mode transition ..... 2-143
Fig. 2.9.11 Control procedure ..... 2-144
CHAPTER 3 APPENDIX
Fig. 3.1.1 Switching characteristics measurement circuit diagram (General purpose) ..... 3-11
Fig. 3.1.2 Timing chart (General purpose) ..... 3-12
Fig. 3.1.3 Switching characteristics measurement circuit diagram (Extended operating temperature) ..... 3-20
Fig. 3.1.4 Timing chart (Extended operating temperature version) ..... 3-21
Fig. 3.1.5 Switching characteristics measurement circuit diagram (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version) ..... 3-29
Fig. 3.1.6 Timing chart (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version) ..... 3-30
Fig. 3.2.1 Vcc-Icc characteristics (in double-speed mode: Mask ROM version) ..... 3-31
Fig. 3.2.2 Vcc-Icc characteristics (in high-speed mode: Mask ROM version) ..... 3-31
Fig. 3.2.3 $\mathrm{V}_{\mathrm{cc}}-\mathrm{Icc}$ characteristics (in middle-speed mode: Mask ROM version) ..... 3-31
Fig. 3.2.4 Vcc-Icc characteristics (at WIT instruction execution: Mask ROM version) ..... 3-32
Fig. 3.2.5 Vcc-Icc characteristics (at STP instruction execution: Mask ROM version) ..... 3-32
Fig. 3.2.6 Vcc-lcc characteristics (addition when operating A/D conversion, $f\left(X_{\text {IN }}\right)=8 \mathrm{MHz}$ inhigh-speed mode: Mask ROM version)3-33
Fig. 3.2.7 Vcc-Icc characteristics (addition when operating A/D conversion, $f\left(X_{\text {In }}\right)=6 \mathrm{MHz}$ in double-speed mode: Mask ROM version) ..... 3-33
Fig. 3.2.8Vcc-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: Mask ROM version) ..... 3-34
Fig. 3.2.9 Vcc-Icc characteristics (When system is operating by on-chip oscillator, at WIT instructionexecution, Ceramic oscillation stop: Mask ROM version)3-34
Fig. 3.2.10 f(Xis)-Icc characteristics (in double-speed mode: Mask ROM version) ..... 3-35
Fig. 3.2.11 $f(X i n)$-Icc characteristics (in high-speed mode: Mask ROM version) ..... 3-35
Fig. 3.2.12 f(Xin)-Icc characteristics (in middle-speed mode: Mask ROM version) ..... 3-35
Fig. 3.2.13 f(Xin)-Icc characteristics (at WIT instruction execution: Mask ROM version)... ..... 3-36
Fig. 3.2.14 Ta-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: Mask ROM version) ..... 3-36
Fig. 3.2.15 Ta-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: Mask ROM version) ..... 3-36
Fig. 3.2.16 $\mathrm{V}_{\text {сс- }} \mathrm{V}_{\text {інц }}$ characteristics (I/O port (CMOS): Mask ROM version) ..... 3-37
Fig. 3.2.17 $\mathrm{V}_{\text {cc }}-\mathrm{V}_{\text {IHL }}$ characteristics (I/O port (TTL): Mask ROM version) ..... 3-37
Fig. 3.2.18 $\mathrm{V}_{\text {сс- }} \mathrm{V}_{\text {нн }}$ characteristics (RESET pin: Mask ROM version) ..... 3-38
Fig. 3.2.19 V сс- $\mathrm{V}_{\text {ıн }}$ characteristics (Xin pin: Mask ROM version) ..... 3-38
Fig. 3.2.20 Vcc-Vıl characteristics (CNVss pin: Mask ROM version) ..... 3-38
Fig. 3.2.21 Vcc-HYS characteristics (RESET pin: Mask ROM version) ..... 3-39
Fig. 3.2.22 Vcc-HYS characteristics (SIO pin: Mask ROM version) ..... 3-39
Fig. 3.2.23 Vcc-HYS characteristics (INT pin: Mask ROM version) ..... 3-39
Fig. 3.2.24 Vон-lон characteristics of P-channel ( $\mathrm{Vcc}=3.0 \mathrm{~V}$, normal port: Mask ROM version) . ..... 3-40
Fig. 3.2.25 Vон-lон characteristics of P-channel ( $\mathrm{Vcc}=5.0 \mathrm{~V}$, normal port: Mask ROM version) . ..... 3-40
Fig. 3.2.26 Vol-lol characteristics of N-channel (Vcc = 3.0 V, normal port: Mask ROM version).. ..... 3-41
Fig. 3.2.27 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=5.0 \mathrm{~V}$, normal port: Mask ROM version).. ..... 3-41
Fig. 3.2.28 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=3.0 \mathrm{~V}$, LED drive port: Mask ROM version)3-42
Fig. 3.2.29 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=5.0 \mathrm{~V}$, LED drive port: Mask ROM version)3-42
Fig. 3.2.30 Vcc-IIL characteristics (Port "L" input current when connecting pull-up transistor: Mask ROM version) ..... 3-43
Fig. 3.2.31 $\mathrm{V}_{\mathrm{in}} \mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f(X i n)=8$MHz in high-speed mode: Mask ROM version)3-44
Fig. 3.2.32 $\mathrm{V}_{\mathrm{IN}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f\left(X_{\text {in }}\right)=6$MHz in double-speed mode: Mask ROM version).3-44
Fig. 3.2.33 $\mathrm{V}_{\mathrm{IN}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f(X i n)=4$MHz in double-speed mode: Mask ROM version)3-44
Fig. 3.2.34 $\mathrm{V}_{\text {cc-Rosc }}$ characteristics (on-chip oscillator frequency: Mask ROM version) ... ..... 3-45
Fig. 3.2.35 Ta-Rosc characteristics (on-chip oscillator frequency: Mask ROM version). ..... 3-45
Fig. 3.2.36 $R-f\left(X_{i N}\right)$ characteristics (RC oscillation frequency: Mask ROM version) ..... 3-46
Fig. 3.2.37 $\mathrm{C}-\mathrm{f}\left(\mathrm{XiN}_{\mathrm{IN}}\right)$ characteristics (RC oscillation frequency: Mask ROM version) ..... 3-46
Fig. 3.2.38 $\mathrm{Vcc}-\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)$ characteristics (RC oscillation frequency: Mask ROM version) ..... 3-47
Fig. 3.2.39 Ta-f(XiN) characteristics (RC oscillation frequency: Mask ROM version) ..... 3-47
Fig. 3.2.40 Definition of A/D conversion accuracy ..... 3-48
Fig. 3.2.41 A/D conversion accuracy typical characteristic example-1 (Mask ROM version) ..... 3-49
Fig. 3.2.42 A/D conversion accuracy typical characteristic example-2 (Mask ROM version) ..... 3-50
Fig. 3.2.43 A/D conversion accuracy typical characteristic example-3 (Mask ROM version) ..... 3-51
Fig. 3.2.44 Vcc-Icc characteristics (in double-speed mode: One Time PROM version) ..... 3-52
Fig. 3.2.45 Vcc-Icc characteristics (in high-speed mode: One Time PROM version) ..... 3-52
Fig. 3.2.46 Vcc-Icc characteristics (in middle-speed mode: One Time PROM version) ..... 3-52
Fig. 3.2.47 V $\mathrm{Vc}-\mathrm{Ilcc}_{\mathrm{cc}}$ characteristics (at WIT instruction execution: One Time PROM version) . ..... 3-53
Fig. 3.2.48 Vcc-Icc characteristics (at STP instruction execution: One Time PROM version).. ..... 3-53
Fig. 3.2.49 Vcc-Icc characteristics (addition when operating $A / D$ conversion, $f\left(X_{\text {In }}\right)=8 \mathrm{MHz}$ inhigh-speed mode: One Time PROM version)3-54
Fig. 3.2.50 Vcc-Icc characteristics (addition when operating A/D conversion, $f\left(X_{\text {In }}\right)=6 \mathrm{MHz}$ indouble-speed mode: One Time PROM version)3-54
Fig. 3.2.51 Vcc-Icc characteristics (When system is operating by on-chip oscillator, Ceramicoscillation stop: One Time PROM version)3-55
Fig. 3.2.52 Vcc-Icc characteristics (When system is operating by on-chip oscillator, at WITinstruction execution, Ceramic oscillation stop: One Time PROM version) .................3-55
Fig. 3.2.53 $f\left(X_{i n}\right)$-Icc characteristics (in double-speed mode: One Time PROM version). ..... 3-56
Fig. 3.2.54 $f\left(X_{i n}\right)$-Icc characteristics (in high-speed mode: One Time PROM version) ..... 3-56
Fig. 3.2.55 f(Xin)-Icc characteristics (in middle-speed mode: One Time PROM version). .....  3-56
Fig. 3.2.56 f(Xin)-Icc characteristics (at WIT instruction execution: One Time PROM version) ... ..... 3-57
Fig. 3.2.57 Ta-Icc characteristics (When system is operating by on-chip oscillator, Ceramicoscillation stop: One Time PROM version)3-57
Fig. 3.2.58 Ta-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: One Time PROM version) .................3-57
Fig. 3.2.59 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {IнL }}$ characteristics (I/O port (CMOS): One Time PROM version) ............. 3-58
Fig. 3.2.60 Vcc-Vihl characteristics (I/O port (TTL): One Time PROM version).................. 3-58
Fig. 3.2.61 $\mathrm{V}_{\text {сс- }} \mathrm{V}_{\text {ннь }}$ characteristics (RESET pin: One Time PROM version).......................3-59
Fig. 3.2.62 Vсс- $\mathrm{V}_{\text {ıн }}$ characteristics (Xin pin: One Time PROM version)...............................3-59
Fig. 3.2.63 Vcc-VıL characteristics (CNVss pin: One Time PROM version) .......................... 3-59
Fig. 3.2.64 Vcc-HYS characteristics (RESET pin: One Time PROM version) ..................... 3-60
Fig. 3.2.65 Vcc-HYS characteristics (SIO pin: One Time PROM version) ........................... 3-60
Fig. 3.2.66 Vcc-HYS characteristics (INT pin: One Time PROM version) ........................... 3-60
Fig. 3.2.67 Vон-Іон characteristics of P-channel ( $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, normal port: One Time PROM version)

Fig. 3.2.68 V он- Іон characteristics of P -channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, normal port: One Time PROM version)
Fig. 3.2.69 Vol-lol characteristics of N -channel ( $\mathrm{V} c \mathrm{c}=3.0 \mathrm{~V}$, normal port: One Time PROMversion)3-62
Fig. 3.2.70 Vol-lol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, normal port: One Time PROM version) ..... 3-62
Fig. 3.2.71 Vol-lol characteristics of N -channel ( V cc $=3.0 \mathrm{~V}$, LED drive port: One Time PROM version) ..... 3-63
Fig. 3.2.72 Vol-lol characteristics of N -channel ( V cc $=5.0 \mathrm{~V}$, LED drive port: One Time PROM version) ..... 3-63
Fig. 3.2.73 Vcc-IIL characteristics (Port "L" input current when connecting pull-up transistor: .....  3-64One Time PROM version)
Fig. 3.2.74 $\mathrm{V}_{\mathrm{In}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f\left(X_{\text {in }}\right)=8$ MHz in high-speed mode: One Time PROM version) ..... 3-65
Fig. 3.2.75 $\mathrm{V}_{\mathrm{IN}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f\left(X_{i n}\right)=6$ MHz in double-speed mode: One Time PROM version) ..... 3-65
Fig. 3.2.76 $\mathrm{V}_{\mathrm{IN}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during $A / D$ conversion, $f\left(X_{\text {in }}\right)=4$ MHz in double-speed mode: One Time PROM version) ..... 3-65
Fig. 3.2.77 Vcc-Rosc characteristics (on-chip oscillator frequency: One Time PROM version) ..... 3-66
Fig. 3.2.78 Ta-Rosc characteristics (on-chip oscillator frequency: One Time PROM version) ..... 3-66
Fig. 3.2.79 R-f( $\mathrm{X}_{\mathrm{IN})}$ characteristics (RC oscillation frequency: One Time PROM version) 3-67
Fig. 3.2.80 $\mathrm{C}-\mathrm{f}\left(\mathrm{X}_{\mathrm{in}}\right)$ characteristics (RC oscillation frequency: One Time PROM version) 3-67
Fig. 3.2.81 $\mathrm{V}_{\mathrm{cc}}-\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)$ characteristics (RC oscillation frequency: One Time PROM version).. ..... 3-68
Fig. 3.2.82 Ta-f( $X_{i n}$ ) characteristics (RC oscillation frequency: One Time PROM version)3-68
Fig. 3.2.83 Definition of A/D conversion accuracy ..... 3-69
Fig. 3.2.84 A/D conversion accuracy typical characteristic example-1 (One Time PROM version) ..... 3-70
Fig. 3.2.85 A/D conversion accuracy typical characteristic example-2 (One Time PROM version) ..... 3-71
Fig. 3.2.86 A/D conversion accuracy typical characteristic example-3 (One Time PROM version) ..... 3-72
Fig. 3.3.1 Sequence of setting serial I/O1 control register again ..... 3-80
Fig. 3.3.2 Connection diagram ..... 3-82
Fig. 3.3.3 State transition ..... 3-84
Fig. 3.3.4 Switching method of CPU mode register ..... 3-85
Fig. 3.3.5 Sequence of switch the detection edge ..... 3-86
Fig. 3.3.6 Sequence of check of interrupt request bit ..... 3-86
Fig. 3.3.7 Structure of interrupt control register 2 ..... 3-87
Fig. 3.3.8 Initialization of processor status register ..... 3-88
Fig. 3.3.9 Sequence of PLP instruction execution ..... 3-88
Fig. 3.3.10 Stack memory contents after PHP instruction execution ..... 3-88
Fig. 3.3.11 Status flag at decimal calculations ..... 3-89
Fig. 3.3.12 Programming and testing of One Time PROM version ..... 3-90
Fig. 3.4.1 Selection of packages ..... 3-92
Fig. 3.4.2 Wiring for the RESET pin ..... 3-92
Fig. 3.4.3 Wiring for clock I/O pins ..... 3-93
Fig. 3.4.4 Wiring for CNVss pin ..... 3-93
Fig. 3.4.5 Wiring for the Vpp pin of the One Time PROM ..... 3-94
Fig. 3.4.6 Bypass capacitor across the Vss line and the Vcc line ..... 3-94
Fig. 3.4.7 Analog signal line and a resistor and a capacitor ..... 3-95
Fig. 3.4.8 Wiring for a large current signal line ..... 3-95
Fig. 3.4.9 Wiring of signal lines where potential levels change frequently ..... 3-96
Fig. 3.4.10 Vss pattern on the underside of an oscillator ..... 3-96
Fig. 3.4.11 Setup for I/O ports ..... 3-96
Fig. 3.4.12 Watchdog timer by software ..... 3-97
Fig. 3.5.1 Structure of Port Pi $(\mathrm{i}=0,2,3)$ ..... 3-98
Fig. 3.5.2 Structure of Port P1 ..... 3-98
Fig. 3.5.3 Structure of Port Pi direction register $(i=0,2,3)$ ..... 3-99
Fig. 3.5.4 Structure of Port P1 direction register ..... 3-99
Fig. 3.5.5 Structure of Pull-up control register ..... 3-100
Fig. 3.5.6 Structure of Port P1P3 control register ..... 3-100
Fig. 3.5.7 Structure of Transmit/Receive buffer register ..... 3-101
Fig. 3.5.8 Structure of Serial I/O1 status register ..... 3-101
Fig. 3.5.9 Structure of Serial I/O1 control register ..... 3-102
Fig. 3.5.10 Structure of UART control register ..... 3-102
Fig. 3.5.11 Structure of Baud rate generator ..... 3-103
Fig. 3.5.12 Structure of Timer A mode register ..... 3-104
Fig. 3.5.13 Structure of Timer A register ..... 3-105
Fig. 3.5.14 Structure of Timer Y, Z mode register ..... 3-105
Fig. 3.5.15 Structure of Prescaler Y, Prescaler Z ..... 3-106
Fig. 3.5.16 Structure of Timer $Y$ secondary, Timer $Z$ secondary ..... 3-106
Fig. 3.5.17 Structure of Timer Y primary, Timer Z primary ..... 3-107
Fig. 3.5.18 Structure of Timer Y, Z waveform output control register ..... 3-107
Fig. 3.5.19 Structure of Prescaler 1 ..... 3-108
Fig. 3.5.20 Structure of Timer 1 ..... 3-108
Fig. 3.5.21 Structure of One-shot start register ..... 3-109
Fig. 3.5.22 Structure of Timer X mode register ..... 3-110
Fig. 3.5.23 Structure of Prescaler X ..... 3-111
Fig. 3.5.24 Structure of Timer X ..... 3-111
Fig. 3.5.25 Structure of Timer count source set register ..... 3-112
Fig. 3.5.26 Structure of Serial I/O2 control register ..... 3-113
Fig. 3.5.27 Structure of Serial I/O2 register ..... 3-113
Fig. 3.5.28 Structure of A/D control register ..... 3-114
Fig. 3.5.29 Structure of $A / D$ conversion register (low-order) ..... 3-114
Fig. 3.5.30 Structure of A/D conversion register (high-order) ..... 3-115
Fig. 3.5.31 Structure of MISRG ..... 3-115
Fig. 3.5.32 Structure of Watchdog timer control register ..... 3-116
Fig. 3.5.33 Structure of Interrupt edge selection register ..... 3-116
Fig. 3.5.34 Structure of CPU mode register ..... 3-117
Fig. 3.5.35 Structure of Interrupt request register 1 ..... 3-118
Fig. 3.5.36 Structure of Interrupt request register 2 ..... 3-118
Fig. 3.5.37 Structure of Interrupt control register 1 ..... 3-119
Fig. 3.5.38 Structure of Interrupt control register 2 ..... 3-119
Fig. 3.10.1 32P6U-A package pin configuration ..... 3-135
Fig. 3.10.2 36P2R-A package pin configuration ..... 3-136
Fig. 3.10.3 32P4B package pin configuration ..... 3-137
Fig. 3.10.4 42S1M package pin configuration ..... 3-138
Fig. 3.11.1 Memory map of 7540 Group and 7531 Group ..... 3-140
Fig. 3.11.2 Memory map of interrupt vector area of 7540 Group and 7531 Group ..... 3-141
Fig. 3.11.3 Timer function of 7540 Group and 7531 Group ..... 3-142

## List of tables

CHAPTER 1 HARDWARE
Table 1 Pin description ..... 1-8
Table 2 List of supported products ..... 1-10
Table 3 Push and pop instructions of accumulator or processor status register ..... 1-12
Table 4 Set and clear instructions of each bit of processor status register ..... 1-13
Table 5 I/O port function table ..... 1-18
Table 6 Interrupt vector address and priority ..... 1-21
Table 7 Special programming adapter ..... 1-53
Table 8 Interrupt sources, vector addresses and interrupt priority ..... 1-54
Table 9 Change of $A / D$ conversion register during $A / D$ conversion ..... 1-56
CHAPTER 2 APPLICATION
Table 2.1.1 Handling of unused pins ..... 2-10
Table 2.2.1 CNTR1 active edge switch bit function ..... 2-15
Table 2.4.1 CNTRO active edge switch bit function ..... 2-42
Table 2.6.1 Setting example of baud rate generator (BRG) and transfer bit rate values ..... 2-112
CHAPTER 3 APPENDIX
Table 3.1.1 Absolute maximum ratings ..... 3-2
Table 3.1.2 Recommended operating conditions (1) ..... 3-3
Table 3.1.3 Recommended operating conditions (2) ..... 3-4
Table 3.1.4 Electrical characteristics (1) ..... 3-5
Table 3.1.5 Electrical characteristics (2) ..... 3-6
Table 3.1.6 A/D Converter characteristics ..... 3-7
Table 3.1.7 Timing requirements (1) ..... 3-8
Table 3.1.8 Timing requirements (2) ..... 3-8
Table 3.1.9 Timing requirements (3) ..... 3-9
Table 3.1.10 Switching characteristics (1) ..... 3-10
Table 3.1.11 Switching characteristics (2) ..... 3-10
Table 3.1.12 Switching characteristics (3) ..... 3-11
Table 3.1.13 Absolute maximum ratings ..... 3-13
Table 3.1.14 Recommended operating conditions (1) ..... 3-14
Table 3.1.15 Recommended operating conditions (2) ..... 3-15
Table 3.1.16 Electrical characteristics (1) ..... 3-16
Table 3.1.17 Electrical characteristics (2) ..... 3-17
Table 3.1.18 A/D Converter characteristics ..... 3-18
Table 3.1.19 Timing requirements (1) ..... 3-19
Table 3.1.20 Timing requirements (2) ..... 3-19
Table 3.1.21 Switching characteristics (1) ..... 3-20
Table 3.1.22 Switching characteristics (2) ..... 3-20
Table 3.1.23 Absolute maximum ratings ..... 3-22
Table 3.1.24 Recommended operating conditions (1) ..... 3-23
Table 3.1.25 Recommended operating conditions (2) ..... 3-24
Table 3.1.26 Electrical characteristics (1) ..... 3-25
Table 3.1.27 Electrical characteristics (2) ..... 3-26
Table 3.1.28 A/D Converter characteristics ..... 3-27
Table 3.1.29 Timing requirements (1) ..... 3-28
Table 3.1.30 Timing requirements (2) ..... 3-28
Table 3.1.31 Switching characteristics (1) ..... 3-29
Table 3.1.32 Switching characteristics (2) ..... 3-29
Table 3.3.1 Programming adapters ..... 3-91
Table 3.3.2 PROM programmer address setting ..... 3-91
Table 3.5.1 CNTR1 active edge switch bit function ..... 3-104
Table 3.5.2 CNTR0 active edge switch bit function ..... 3-110
Table 3.11.1 Differences between 7540 Group and 7531 Group ..... 3-139

## CHAPTER 1

## HARDWARE

DESCRIPTION FEATURES APPLICATION<br>PIN CONFIGURATION<br>FUNCTIONAL BLOCK<br>PIN DESCRIPTION<br>GROUP EXPANSION<br>FUNCTIONAL DESCRIPTION<br>NOTES ON PROGRAMMING<br>NOTES ON USE<br>DATA REQUIRED FOR MASK ORDERS<br>ROM PROGRAMMING METHOD<br>FUNCTIONAL DESCRIPTION SUPPLEMENT

## DESCRIPTION

The 7540 Group is the 8-bit microcomputer based on the 740 family core technology.
The 7540 Group has a serial I/O, 8 -bit timers, a 16 -bit timer, and an $A / D$ converter, and is useful for control of home electric appliances and office automation equipment.

## FEATURES

- Basic machine-language instructions $\qquad$ 71
- The minimum instruction execution time $0.34 \mu \mathrm{~s}$ (at 6 MHz oscillation frequency, double-speed mode for the shortest instruction)
- Memory size ROM 8 K to 32 K bytes
RAM 384 to 768 bytes
- Programmable I/O ports ....................... 29 (25 in 32-pin version)
- Interrupts $\qquad$ 15 sources, 15 vectors
(14 sources, 14 vectors for 32-pin version)
- Timers
$\qquad$
$\qquad$ 8 -bit $\times 4$ 16 -bit $\times 1$
- Serial I/O1 $\qquad$ 8 -bit $\times 1$ (UART or Clock-synchronized)
- Serial I/O2 (Note 1) $\qquad$ 8 -bit $\times 1$ (Clock-synchronized)
- A/D converter $\qquad$ 10 -bit $\times 8$ channels (6 channels for 32-pin version)
- Clock generating circuit $\qquad$
(low-power dissipation by an on-chip oscillator enabled)
(connect to external ceramic resonator or quartz-crystal oscillator permitting RC oscillation)
- Watchdog timer 16 -bit $\times 1$
- Power source voltage

XIN oscillation frequency at ceramic oscillation, in double-speed mode At 6 MHz 4.5 to 5.5 V

XIN oscillation frequency at ceramic oscillation, in high-speed mode
At 8 MHz .................................................................... 4.0 to 5.5 V
At 4 MHz ................................................................... 2.4 to 5.5 V
At 2 MHz 2.2 to 5.5 V

XIN oscillation frequency at RC oscillation in high-speed mode or middle-speed mode
At 4 MHz 4.0 to 5.5 V

At 2 MHz 2.4 to 5.5 V

At 1 MHz 2.2 to 5.5 V

- Power dissipation

Mask ROM version 22.5 mW (standard)

One Time PROM version 30 mW (standard)

- Operating temperature range -20 to $85^{\circ} \mathrm{C}$ ( -40 to $85^{\circ} \mathrm{C}$ for extended operating temperature version) (-40 to $125^{\circ} \mathrm{C}$ for extended operating temperature $125{ }^{\circ} \mathrm{C}$ version (Note 2))


## APPLICATION

Office automation equipment, factory automation equipment, home electric appliances, consumer electronics, car, etc.

## Notes 1: Serial I/O2 can be used in the following cases;

(1) Serial I/O1 is not used,
(2) Serial I/O1 is used as UART and BRG output divided by 16 is selected as the synchronized clock.
2: In this version, the operating temperature range and total time are limited as follows;
$55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ : within total 6000 hours, $85^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ : within total 1000 hours.

## PIN CONFIGURATION (TOP VIEW)



Package type: 32P6U-A

Fig. 1 Pin configuration (32P6U-A type)


Package tvpe: 36P2R-A
Fig. 2 Pin configuration (36P2R-A type)


Package type: 32P4B

Fig. 3 Pin configuration (32P4B-A type)


Fig. 4 Pin configuration (42S1M type)

FUNCTIONAL BLOCK


Fig. 5 Functional block diagram (32P6U package)


Fig. 6 Functional block diagram (36P2R package)


Fig. 7 Functional block diagram (32P4B package)

## PIN DESCRIPTION

Table 1 Pin description

| Pin | Name | Function | Function expect a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source (Note 1) | -Apply voltage of 2.2 to 5.5 V to Vcc, and 0 V to Vss. |  |
| VreF | Analog reference voltage | -Reference voltage input pin for A/D converter |  |
| CNVss | CNVss | -Chip operating mode control pin, which is always connected to Vss. |  |
| RESET | Reset input | -Reset input pin for active "L" |  |
| XIN | Clock input | -Input and output pins for main clock generating circuit <br> -Connect a ceramic resonator or quartz crystal oscillator between the XIN and Xout pins. <br> -For using RC oscillator, short between the XIN and Xout pins, and connect the capacitor and resistor. <br> - If an external clock is used, connect the clock source to the XIN pin and leave the Xout pin open. <br> - When the on-chip oscillator is selected as the main clock, connect XIN pin to Vss and leave Xout open. |  |
| Xout | Clock output |  |  |
| P00/CNTR1 P01/TYOUT P02/TZOUT P03/TXOUT P04-P07 | I/O port P0 | -8-bit I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level <br> -CMOS 3-state output structure <br> -Whether a built-in pull-up resistor is to be used or not can be determined by program. | - Key-input (key-on wake up interrupt input) pins <br> - Timer Y , timer Z , timer X and timer A function pin |
| $\begin{aligned} & \hline \text { P10/RxD1 } \\ & \text { P11/TxD1 } \end{aligned}$ | I/O port P1 | -5-bit I/O port <br> - I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level <br> -CMOS 3-state output structure <br> -CMOS/TTL level can be switched for P10, P12 and P13 | - Serial I/O1 function pin |
| P12/ScLK1/ScLK2 <br> P13/SRDY1/SDATA2 |  |  | - Serial I/O1 function pin <br> - Serial I/O2 function pin |
| P14/CNTR0 |  |  | - Timer X function pin |
| P20/AN0-P27/AN7 | I/O port P2 (Note 2) | $\cdot 8$-bit I/O port having almost the same function as P0 <br> -CMOS compatible input level <br> - CMOS 3-state output structure | - Input pins for A/D converter |
| P30-P35 | $\begin{array}{\|l} \hline \text { I/O port P3 } \\ \text { (Note 3) } \end{array}$ | -8-bit I/O port <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level (CMOS/TTL level can be switched for P36 and P37). <br> -CMOS 3-state output structure <br> -P30 to P36 can output a large current for driving LED. |  |
| $\begin{aligned} & \hline \mathrm{P} 36 / \mathrm{INT} 1 \\ & \mathrm{P} 37 / \mathrm{INT} 0 \\ & \hline \end{aligned}$ |  | -Whether a built-in pull-up resistor is to be used or not can be determined by program. | - Interrupt input pins |

Notes 1: Vcc $=2.4$ to 5.5 V for the extended operating temperature version and the extended operating temperature $125^{\circ} \mathrm{C}$ version.
2: P26/AN6 and P27/AN7 do not exist for the 32-pin version, so that Port P2 is a 6-bit I/O port.
3: P35 and P36/INT1 do not exist for the 32 -pin version, so that Port P3 is a 6 -bit I/O port.

## GROUP EXPANSION

We plan to expand the 7540 group as follow:

## Memory type

Support for Mask ROM version, One Time PROM version, and Emulator MCU

## Memory size

ROM/PROM size ............................................... 8 K to 32 K bytes
RAM size 384 to 768 bytes

## Package

32P4B
32-pin plastic molded SDIP
32P6U-A ...................... 0.8 mm-pitch 32-pin plastic molded LQFP
36P2R-A ...................... 0.8 mm-pitch 36-pin plastic molded SSOP
42S1M .................................... 42-pin shrink ceramic PIGGY BACK


Fig. 8 Memory expansion plan

Currently supported products are listed below.
Table 2 List of supported products

| Part Number | (P) ROM size (bytes) ROM size for User () | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M37540M2-XXXSP | $\begin{gathered} 8192 \\ (8062) \end{gathered}$ | 384 | 32P4B | Mask ROM version |
| M37540M2-XXXFP |  |  | 36P2R-A | Mask ROM version |
| M37540M2T-XXXFP |  |  |  | Mask ROM version (extended operating temperature version) |
| M37540M2V-XXXFP |  |  |  | Mask ROM version (extended operating temperature $125{ }^{\circ} \mathrm{C}$ version) |
| M37540M2-XXXGP |  |  | 32P6U-A | Mask ROM version |
| M37540M2T-XXXGP |  |  |  | Mask ROM version (extended operating temperature version) |
| M37540M2V-XXXGP |  |  |  | Mask ROM version (extended operating temperature $125^{\circ} \mathrm{C}$ version) |
| M37540M4-XXXSP | $\begin{gathered} 16384 \\ (16254) \end{gathered}$ | 512 | 32P4B | Mask ROM version |
| M37540M4-XXXFP |  |  | 36P2R-A | Mask ROM version |
| M37540M4T-XXXFP |  |  |  | Mask ROM version (extended operating temperature version) |
| M37540M4V-XXXFP |  |  |  | Mask ROM version (extended operating temperature $125^{\circ} \mathrm{C}$ version) |
| M37540M4-XXXGP |  |  | 32P6U-A | Mask ROM version |
| M37540M4T-XXXGP |  |  |  | Mask ROM version (extended operating temperature version) |
| M37540M4V-XXXGP |  |  |  | Mask ROM version (extended operating temperature $125{ }^{\circ} \mathrm{C}$ version) |
| M37540E2SP | $\begin{gathered} 8192 \\ (8062) \end{gathered}$ | 384 | 32P4B | One Time PROM version (blank) |
| M37540E2FP |  |  | 36P2R-A | One Time PROM version (blank) |
| M37540E2GP |  |  | 32P6U-A | One Time PROM version (blank) |
| M37540E8SP | $\begin{gathered} 32768 \\ (32638) \end{gathered}$ | 768 | 32P4B | One Time PROM version (blank) |
| M37540E8FP |  |  | 36P2R-A | One Time PROM version (blank) |
| M37540E8T-XXXFP |  |  |  | One Time PROM version (shipped after programming, extended operating temperature version) |
| M37540E8V-XXXFP |  |  |  | One Time PROM version (shipped after programming, extended operating temperature $125^{\circ} \mathrm{C}$ version) |
| M37540E8GP |  |  | 32P6U-A | One Time PROM version (blank) |
| M37540E8T-XXXGP |  |  |  | One Time PROM version (shipped after programming, extended operating temperature version) |
| M37540E8V-XXXGP |  |  |  | One Time PROM version (shipped after programming, extended operating temperature $125^{\circ} \mathrm{C}$ version) |
| M37540RSS | $\square$ | 768 | 42S1M | Emulator MCU |

## FUNCTIONAL DESCRIPTION

## Central Processing Unit (CPU)

The MCU uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the SERIES 740 <SOFTWARE> USER'S MANUAL for details on each instruction set.
Machine-resident 740 family instructions are as follows:

1. The FST and SLW instructions cannot be used.
2. The MUL and DIV instructions can be used.
3. The WIT instruction can be used.
4. The STP instruction can be used. (This instruction cannot be used while an on-chip oscillator is operating.)

## Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

## Index register X (X), Index register $\mathbf{Y}(\mathbf{Y})$

Both index register $X$ and index register $Y$ are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.
When the T flag in the processor status register is set to " 1 ", the value contained in index register $X$ becomes the address for the second OPERAND.

## Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.
The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is " 0 ", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.
The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed. The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 10.

## Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 9740 Family CPU register structure


Note : The condition to enable the interrupt $\rightarrow$ Interrupt enable bit is " 1 " Interrupt disable flag is " 0 "

Fig. 10 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the $\mathrm{Z}, \mathrm{V}, \mathrm{N}$ flags are not valid.
After reset, the Interrupt disable (I) flag is set to " 1 ", but all other flags are undefined. Since the Index $X$ mode ( $T$ ) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

## (1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

## (2) Zero flag (Z)

The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than " 0 ".

## (3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1".
When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

## (4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ".
Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

## (5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ". The saved processor status is the only place where the break flag is ever set.

## (6) Index X mode flag (T)

When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X , and the address of memory location 2 is specified by normal addressing modes.

## (7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

## (8) Negative flag ( N )

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU mode register] CPUM

The CPU mode register contains the stack page selection bit.
This register is allocated at address 003B16.

Switching method of CPU mode register
Switch the CPU mode register (CPUM) at the head of program after releasing Reset in the following method.


Fig. 11 Structure of CPU mode register


Fig. 12 Switching method of CPU mode register

## Memory

Special function register (SFR) area
The SFR area in the zero page contains control registers such as I/O ports and timers.

## RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

## ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

## Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

## Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.
The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.


Fig. 13 Memory map diagram

| 000016 | Port P0 (PO) | 002016 | Timer Y, Z mode register (TYZM) |
| :---: | :---: | :---: | :---: |
| 000116 | Port P0 direction register (POD) | 002116 | Prescaler Y (PREY) |
| 000216 | Port P1 (P1) | 002216 | Timer Y secondary (TYS) |
| 000316 | Port P1 direction register (P1D) | 002316 | Timer Y primary (TYP) |
| 000416 | Port P2 (P2) | 002416 | Timer Y, Z waveform output control register (PUM) |
| 000516 | Port P2 direction register (P2D) | 002516 | Prescaler Z (PREZ) |
| 000616 | Port P3 (P3) | 002616 | Timer Z secondary (TZS) |
| 000716 | Port P3 direction register (P3D) | 002716 | Timer Z primary (TZP) |
| 000816 |  | 002816 | Prescaler 1 (PRE1) |
| 000916 |  | 002916 | Timer 1 (T1) |
| 000A16 |  | 002A16 | One-shot start register (ONS) |
| 000B16 |  | $002 \mathrm{B16}$ | Timer X mode register (TXM) |
| $000 \mathrm{C}_{16}$ |  | $002 \mathrm{C}_{16}$ | Prescaler X (PREX) |
| 000D16 |  | 002D16 | Timer X (TX) |
| 000E16 |  | 002E16 | Timer count source set register (TCSS) |
| 000F16 |  | 002F16 |  |
| 001016 |  | 003016 | Serial I/O2 control register (SIO2CON) |
| 001116 |  | 003116 | Serial I/O2 register (SIO2) |
| 001216 |  | 003216 |  |
| 001316 |  | 003316 |  |
| 001416 |  | 003416 | A/D control register (ADCON) |
| 001516 |  | 003516 | A/D conversion register (low-order) (ADL) |
| 001616 | Pull-up control register (PULL) | 003616 | A/D conversion register (high-order) (ADH) |
| 001716 | Port P1P3 control register (P1P3C) | 003716 |  |
| 001816 | Transmit/Receive buffer register (TB/RB) | 003816 | MISRG |
| 001916 | Serial I/O1 status register (SIO1STS) | 003916 | Watchdog timer control register (WDTCON) |
| 001A16 | Serial I/O1 control register (SIO1CON) | $003 A_{16}$ | Interrupt edge selection register (INTEDGE) |
| 001B16 | UART control register (UARTCON) | $003 \mathrm{~B}_{16}$ | CPU mode register (CPUM) |
| 001C16 | Baud rate generator (BRG) | 003C16 | Interrupt request register 1 (IREQ1) |
| 001D16 | Timer A mode register (TAM) | 003D16 | Interrupt request register 2 (IREQ2) |
| 001E16 | Timer A (low-order) (TAL) | $003 \mathrm{E}_{16}$ | Interrupt control register 1 (ICON1) |
| 001F16 | Timer A (high-order) (TAH) | 003F16 | Interrupt control register 2 (ICON2) |

Note : Do not access to the SFR area including nothing.

Fig. 14 Memory map of special function register (SFR)

## I/O Ports

[Direction registers] PiD
The I/O ports have direction registers which determine the input/ output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output.
When " 1 " is set to the bit corresponding to a pin, this pin becomes an output port. When " 0 " is set to the bit, the pin becomes an input port.
When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.
If a pin set to input is written to, only the port latch is written to and the pin remains floating.

## [Pull-up control register] PULL

By setting the pull-up control register (address 001616), ports P0 and P3 can exert pull-up control by program. However, pins set to output are disconnected from this control and cannot exert pull-up control.

Note: P26/AN6, P27/AN7, P35 and P36 do not exist for the 32-pin version.
Accordingly, the following settings are required;

- Set direction registers of ports P26 and P27 to output.
- Set direction registers of ports P35 and P36 to output.


## [Port P1P3 control register] P1P3C

By setting the port P1P3 control register (address 001716), a CMOS input level or a TTL input level can be selected for ports $\mathrm{P} 10, \mathrm{P} 12, \mathrm{P} 13, \mathrm{P} 36$, and P 37 by program.


Note: Pins set to output ports are disconnected from pull-up control.
Fig. 15 Structure of pull-up control register


Note: Keep setting the P36/INT1 input level selection bit to "0" (initial value) for 32-pin version.

Fig. 16 Structure of port P1P3 control register

Table 5 I/O port function table

| Pin | Name | Input/output | I/O format | Non-port function | Related SFRs | Diagram No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0o/CNTR1 <br> P01/TYOUT <br> P02/TZOUT <br> P03/TXOUT <br> P04-P07 | I/O port P0 | I/O individual bits | -CMOS compatible input level <br> -CMOS 3-state output (Note 1) | Key input interrupt Timer X function output Timer Y function output Timer Z function output Timer A function input | Pull-up control register Timer Y mode register Timer Z mode register Timer X mode register Timer Y,Z waveform output control register Timer A mode register | (1) <br> (2) <br> (3) <br> (4) |
| $\begin{aligned} & \hline \text { P10/RxD1 } \\ & \text { P11/TxD1 } \end{aligned}$ | I/O port P1 |  |  | Serial I/O1 function input/output | Serial I/O1 control register | $\begin{aligned} & \text { (5) } \\ & \text { (6) } \\ & \hline \end{aligned}$ |
| P12/SCLK1/SCLK2 P13/SRDY1/SDATA2 |  |  |  | Serial I/O2 function input/output | Serial I/O1 control register Serial I/O2 control register | (7) <br> (8) |
| P14/CNTR0 |  |  |  | Timer X function input/output | Timer X mode register | (9) |
| $\begin{aligned} & \text { P20/AN0- } \\ & \text { P27/AN7 } \end{aligned}$ | I/O port P2 (Note 2) |  |  | A/D conversion input | A/D control register | (10) |
| P30-P35 | I/O port P3 |  |  |  |  | (11) |
| $\begin{aligned} & \hline \text { P36/INT1 } \\ & \text { P37/INT0 } \\ & \hline \end{aligned}$ | (Note 3) |  |  | External interrupt input | Interrupt edge selection register | (12) |

Notes 1: Ports P10, P12, P13, P36, and P37 are CMOS/TTL level.
2: $\mathrm{P} 26 / \mathrm{AN} 6$ and $\mathrm{P} 27 / \mathrm{AN} 7$ do not exist for the 32-pin version.
3: P35 and P36/INT1 do not exist for the 32-pin version.


Fig. 17 Block diagram of ports (1)
(8) Port P13

(10) Ports P20-P27
(11) Ports P30-P35
(9) Port P14

(12) Ports P36, P37


* P10, P12, P13, P36, and P37 input level are switched to the CMOS/TTL level by the port P1P3 control register.

When the TTL level is selected, there is no hysteresis characteristics.

Fig. 18 Block diagram of ports (2)

## Interrupts

Interrupts occur by 15 different sources : 5 external sources, 9 internal sources and 1 software source.

## Interrupt control

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit, and they are controlled by the interrupt disable flag. When the interrupt enable bit and the interrupt request bit are set to " 1 " and the interrupt disable flag is set to " 0 ", an interrupt is accepted.
The interrupt request bit can be cleared by program but not be set. The interrupt enable bit can be set and cleared by program.
The reset and BRK instruction interrupt can never be disabled with any flag or bit. All interrupts except these are disabled when the interrupt disable flag is set.
When several interrupts occur at the same time, the interrupts are received according to priority.

## Interrupt operation

Upon acceptance of an interrupt the following operations are automatically performed:

1. The processing being executed is stopped.
2. The contents of the program counter and processor status register are automatically pushed onto the stack.
3. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
4. Concurrently with the push operation, the interrupt destination address is read from the vector table into the program counter.

## - Notes on use

When setting the followings, the interrupt request bit may be set to "1".
-When switching external interrupt active edge
Related register: Interrupt edge selection register (address 003A16)
Timer X mode register (address 2B16)
Timer A mode register (address 1D16)

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
(1) Set the corresponding interrupt enable bit to " 0 " (disabled).
(2) Set the interrupt edge select bit (active edge switch bit).
(3) Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to " 1 " (enabled).

Table 6 Interrupt vector address and priority

| Interrupt source | Priority | Vector addresses (Note 1) |  | Interrupt request generating conditions |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- |
|  |  | High-order | Low-order |  | Remarks |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset input | Non-maskable |
| Serial I/O1 receive | 2 | FFFB16 | FFFA16 | At completion of serial I/O1 data receive | Valid only when serial I/O1 is selected |
| Serial I/O1 transmit | 3 | FFF916 | FFF816 | At completion of serial I/O1 transmit shift or <br> when transmit buffer is empty | Valid only when serial I/O1 is <br> selected |
| INT0 | 4 | FFF716 | FFF616 | At detection of either rising or falling edge of <br> INT0 input | External interrupt <br> (active edge selectable) |
| INT1 (Note 3) | 5 | FFF516 | FFF416 | At detection of either rising or falling edge of <br> INT1 input | External interrupt <br> (active edge selectable) |
| Key-on wake-up | 6 | FFF316 | FFF216 | At falling of conjunction of input logical level <br> for port P0 (at input) | External interrupt (valid at falling) |
| CNTR0 | 7 | FFF116 | FFF016 | At detection of either rising or falling edge of <br> CNTRo input | External interrupt <br> (active edge selectable) |
| CNTR1 | 8 | FFEF16 | FFEE16 | At detection of either rising or falling edge of <br> CNTR1 input | External interrupt <br> (active edge selectable) |
| Timer X | 9 | FFED16 | FFEC16 | At timer X underflow |  |
| Timer Y | 10 | FFEB16 | FFEA16 | At timer Y underflow |  |
| Timer Z | 11 | FFE916 | FFE816 | At timer Z underflow |  |
| Timer A | 12 | FFE716 | FFE616 | At timer A underflow |  |
| Serial I/O2 | 13 | FFE516 | FFE416 | At completion of transmit/receive shift |  |
| A/D conversion | 14 | FFE316 | FFE216 | At completion of A/D conversion |  |
| Timer 1 | 15 | FFE116 | FFE016 | At timer 1 underflow |  |
| Reserved area | 16 | FFDF16 | FFDE16 | Not available |  |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution |  |

Note 1: Vector addressed contain internal jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.
3: It is an interrupt which can use only for 36 pin version.


Fig. 19 Interrupt control


Fig. 20 Structure of Interrupt-related registers

## Key Input Interrupt (Key-On Wake-Up)

A key-on wake-up interrupt request is generated by applying " $L$ " level to any pin of port P0 that has been set to input mode.
In other words, it is generated when the AND of input level goes from " 1 " to " 0 ". An example of using a key input interrupt is shown in Figure 21, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses ports P 00 to P 03 as input ports.


Fig. 21 Connection example when using key input interrupt and port PO block diagram

## Timers

The 7540 Group has 5 timers: timer 1, timer A , timer X , timer Y and timer $Z$.
The division ratio of every timer and prescaler is $1 /(n+1)$ provided that the value of the timer latch or prescaler is $n$.
All the timers are down count timers. When a timer reaches " 0 ", an underflow occurs at the next count pulse, and the corresponding timer latch is reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to each timer is set to " 1 ".

## - Timer 1

Timer 1 is an 8 -bit timer and counts the prescaler output.
When Timer 1 underflows, the timer 1 interrupt request bit is set to "1".
Prescaler 1 is an 8 -bit prescaler and counts the signal which is the oscillation frequency divided by 16.
Prescaler 1 and Timer 1 have the prescaler 1 latch and the timer 1 latch to retain the reload value, respectively. The value of prescaler 1 latch is set to Prescaler 1 when Prescaler 1 underflows. The value of timer 1 latch is set to Timer 1 when Timer 1 underflows.
When writing to Prescaler 1 (PRE1) is executed, the value is written to both the prescaler 1 latch and Prescaler 1.
When writing to Timer 1 ( T 1 ) is executed, the value is written to both the timer 1 latch and Timer 1.
When reading from Prescaler 1 (PRE1) and Timer 1 (T1) is executed, each count value is read out.
Timer 1 always operates in the timer mode.
Prescaler 1 counts the signal which is the oscillation frequency divided by 16. Each time the count clock is input, the contents of Prescaler 1 is decremented by 1 . When the contents of Prescaler 1 reach " 0016 ", an underflow occurs at the next count clock, and the prescaler 1 latch is reloaded into Prescaler 1 and count continues. The division ratio of Prescaler 1 is $1 /(n+1)$ provided that the value of Prescaler 1 is $n$.

The contents of Timer 1 is decremented by 1 each time the underflow signal of Prescaler 1 is input. When the contents of Timer 1 reach "0016", an underflow occurs at the next count clock, and the timer 1 latch is reloaded into Timer 1 and count continues. The division ratio of Timer 1 is $1 /(m+1)$ provided that the value of Timer 1 is $m$. Accordingly, the division ratio of Prescaler 1 and Timer 1 is $1 /((n+1) \times(m+1))$ provided that the value of Prescaler 1 is $n$ and the value of Timer 1 is m

Timer 1 cannot stop counting by software.

## -Timer A

Timer $A$ is a 16 -bit timer and counts the signal which is the oscillation frequency divided by 16. When Timer A underflows, the timer A interrupt request bit is set to " 1 ".
Timer A consists of the low-order of Timer A (TAL) and the high-order of Timer A (TAH).
Timer A has the timer A latch to retain the reload value. The value of timer A latch is set to Timer A at the timing shown below.

- When Timer A undeflows.
- When an active edge is input from CNTR1 pin (valid only when period measurement mode and pulse width HL continuously measurement mode).
When writing to both the low-order of Timer A (TAL) and the highorder of Timer A (TAH) is executed, the value is written to both the timer A latch and Timer A.
When reading from the low-order of Timer A (TAL) and the high-order of Timer $\mathrm{A}(\mathrm{TAH})$ is executed, the following values are read out according to the operating mode.
- In timer mode, event counter mode:

The count value of Timer A is read out.

- In period measurement mode, pulse width HL continuously measurement mode:

The measured value is read out.

Be sure to write to/read out the low-order of Timer A (TAL) and the high-order of Timer A (TAH) in the following order;
Read
Read the high-order of Timer A (TAH) first, and the low-order of Timer A (TAL) next and be sure to read out both TAH and TAL. Write

Write to the low-order of Timer A (TAL) first, and the high-order of Timer A (TAH) next and be sure to write to both TAL and TAH.

Timer A can be selected in one of 4 operating modes by setting the timer A mode register.

## (1) Timer mode

Timer A counts the oscillation frequency divided by 16. Each time the count clock is input, the contents of Timer A is decremented by 1. When the contents of Timer A reach " 000016 ", an underflow occurs at the next count clock, and the timer $A$ latch is reloaded into Timer $A$. The division ratio of Timer $A$ is $1 /(n+1)$ provided that the value of Timer $A$ is $n$.

## (2) Period measurement mode

In the period measurement mode, the pulse period input from the P00/CNTR1 pin is measured.
CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input singal. Simultaneousuly, the value in the timer A latch is reloaded inTimer A and count continues. The active edge of CNTR1 pin input signal can be selected from rising or falling by the CNTR1 active edge switch bit. The count value when trigger input from CNTR1 pin is accepted is retained until Timer $A$ is read once.

## (3) Event counter mode

Timer A counts signals input from the P00/CNTR1 pin.
Except for this, the operation in event counter mode is the same as in timer mode.
The active edge of CNTR1 pin input signal can be selected from rising or falling by the CNTR1 active edge switch bit .

## (4) Pulse width HL continuously measurement mode

In the pulse width HL continuously measurement mode, the pulse width ("H" and "L" levels) input to the P00/CNTR1 pin is measured. CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode.
The count value when trigger input from the CNTR1 pin is accepted is retained until Timer A is read once.

Timer A can stop counting by setting " 1 " to the timer A count stop bit in any mode.
Also, when Timer A underflows, the timer A interrupt request bit is set to " 1 ".

Note on Timer A is described below;

## - Note on Timer A

CNTR1 interrupt active edge selection
CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit.
When this bit is " 0 ", the CNTR1 interrupt request bit is set to " 1 " at the falling edge of the CNTR1 pin input signal. When this bit is " 1 ", the CNTR1 interrupt request bit is set to " 1 " at the rising edge of the CNTR1 pin input signal.
However, in the pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.


Fig. 22 Structure of timer A mode register

## -Timer X

Timer $X$ is an 8 -bit timer and counts the prescaler $X$ output.
When Timer X underflows, the timer X interrupt request bit is set to "1".
Prescaler $X$ is an 8-bit prescaler and counts the signal selected by the timer $X$ count source selection bit.
Prescaler $X$ and Timer $X$ have the prescaler $X$ latch and the timer $X$ latch to retain the reload value, respectively. The value of prescaler $X$ latch is set to Prescaler $X$ when Prescaler $X$ underflows. The value of timer X latch is set to Timer X when Timer $X$ underflows.
When writing to Prescaler $X$ (PREX) is executed, the value is written to both the prescaler $X$ latch and Prescaler $X$.
When writing to Timer $X(T X)$ is executed, the value is written to both the timer X latch and Timer X .
When reading from Prescaler $X$ (PREX) and Timer $X(T X)$ is executed, each count value is read out.

Timer $X$ can can be selected in one of 4 operating modes by setting the timer $X$ operating mode bits of the timer $X$ mode register.

## (1) Timer mode

Prescaler $X$ counts the count source selected by the timer $X$ count source selection bits. Each time the count clock is input, the contents of Prescaler X is decremented by 1 . When the contents of Prescaler $X$ reach "0016", an underflow occurs at the next count clock, and the prescaler $X$ latch is reloaded into Prescaler $X$ and count continues. The division ratio of Prescaler $X$ is $1 /(n+1)$ provided that the value of Prescaler $X$ is $n$.
The contents of Timer X is decremented by 1 each time the underflow signal of Prescaler $X$ is input. When the contents of Timer $X$ reach " 0016 ", an underflow occurs at the next count clock, and the timer $X$ latch is reloaded into Timer $X$ and count continues. The division ratio of Timer $X$ is $1 /(m+1)$ provided that the value of Timer $X$ is $m$. Accordingly, the division ratio of Prescaler $X$ and Timer $X$ is $1 /((n+1) \times(m+1))$ provided that the value of Prescaler $X$ is $n$ and the value of Timer $X$ is $m$.

## (2) Pulse output mode

In the pulse output mode, the waveform whose polarity is inverted each time timer $X$ underflows is output from the CNTRo pin.
The output level of CNTRo pin can be selected by the CNTRo active edge switch bit. When the CNTRo active edge switch bit is " 0 ", the output of CNTRo pin is started at "H" level. When this bit is " 1 ", the output is started at " $L$ " level.
Also, the inverted waveform of pulse output from CNTRo pin can be output from TXOUT pin by setting "1" to the P03/TXOUT output valid bit.
When using a timer in this mode, set the port P14 and P03 direction registers to output mode.

## (3) Event counter mode

The timer A counts signals input from the P14/CNTRo pin.
Except for this, the operation in event counter mode is the same as in timer mode.
The active edge of CNTRo pin input signal can be selected from rising or falling by the CNTRo active edge switch bit .

## (4) Pulse width measurement mode

In the pulse width measurement mode, the pulse width of the signal input to P14/CNTRo pin is measured.
The operation of Timer $X$ can be controlled by the level of the signal input from the CNTRo pin.
When the CNTRo active edge switch bit is " 0 ", the signal selected by the timer X count source selection bit is counted while the input signal level of CNTRo pin is " H ". The count is stopped while the pin is " $L$ ". Also, when the CNTRo active edge switch bit is " 1 ", the signal selected by the timer X count source selection bit is counted while the input signal level of CNTRo pin is "L". The count is stopped while the pin is " H ".

Timer X can stop counting by setting " 1 " to the timer X count stop bit in any mode.
Also, when Timer X underflows, the timer X interrupt request bit is set to "1".

Note on Timer X is described below;

## ■ Note on Timer X

CNTRo interrupt active edge selection
CNTRo interrupt active edge depends on the CNTRo active edge switch bit.
When this bit is " 0 ", the CNTRo interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTRo interrupt request bit is set to " 1 " at the rising edge of CNTRo pin input signal.


Fig. 23 Structure of timer X mode register


Notes 1: $\mathrm{f}(\mathrm{XIN})$ can be used as timer $X$ count source when using a ceramic resonator or on-chip oscillator.
Do not use it at RC oscillation.
2: System operates using an on-chip oscillator as a count Source by setting the on-chip oscillator to oscillation enabled by bit 3 of CPUM.

Fig. 24 Timer count source set register

## - Timer Y

Timer Y is an 8-bit timer and counts the prescaler Y output. When Timer Y underflows, the timer Y interrupt request bit is set to "1".
Prescaler $Y$ is an 8-bit prescaler and counts the signal selected by the timer $Y$ count source selection bit.
Prescaler Y has the prescaler Y latch to retain the reload value. Timer $Y$ has the timer $Y$ primary latch and timer $Y$ secondary latch to retain the reload value.
The value of prescaler $Y$ latch is set to Prescaler $Y$ when Prescaler $Y$ underflows. The value of timer $Y$ primary latch or timer $Y$ secondary latch are set to Timer $Y$ when Timer $Y$ underflows. As for the value to transfer to Timer Y , either of timer Y primary or timer Y secondary is selected depending on the timer Y operating mode.

When writing to Prescaler Y (PREY), timer Y primary (TYP) or timer $Y$ secondary (TYS) is executed, writing to "latch only" or "latch and prescaler (timer)" can be selected by the setting value of the timer $Y$ write control bit. Be sure to set the timer $Y$ write control bit because there are some notes according to the operating mode.
When reading from Prescaler Y (PREY) is executed, the count value of Prescaler $Y$ is read out. When reading from timer $Y$ primary (TYP) is executed, the count value of Timer $Y$ is read out. The count value of Timer $Y$ can be read out by reading from the timer Y primary (TYP) even when the value of timer Y primary latch or timer $Y$ secondary latch is counted. When reading the timer Y secondary (TYS) is executed, the undefined value is read out.

Timer $Y$ can be selected in one of 2 operating modes by setting the timer Y operating mode bits of the timer $\mathrm{Y}, \mathrm{Z}$ mode register.

## (1) Timer mode

Prescaler $Y$ counts the count source selected by the timer $Y$ count source selection bits. Each time the count clock is input, the contents of Prescaler Y is decremented by 1. When the contents of Prescaler Y reach "0016", an underflow occurs at the next count clock, and the prescaler $Y$ latch is reloaded into Prescaler $Y$. The division ratio of Prescaler $Y$ is $1 /(n+1)$ provided that the value of Prescaler Y is n .
The contents of Timer $Y$ is decremented by 1 each time the underflow signal of Prescaler $Y$ is input. When the contents of Timer $Y$ reach " 0016 ", an underflow occurs at the next count clock, and the timer $Y$ primary latch is reloaded into Timer $Y$ and count continues. (In the timer mode, the contents of timer Y primary latch is counted. Timer $Y$ secondary latch is not used in this mode.)
The division ratio of Timer $Y$ is $1 /(m+1)$ provided that the value of Timer $Y$ is $m$. Accordingly, the division ratio of Prescaler $Y$ and Timer $Y$ is $1 /((n+1) \times(m+1))$ provided that the value of Prescaler $Y$ is $n$ and the value of Timer $Y$ is $m$.
In the timer mode, writing to "latch only" or "latches and Prescaler Y and timer Y primary" can be selected by the setting value of the timer Y write control bit.

## (2) Programmable waveform generation mode

In the programmable waveform generation mode, timer counts the setting value of timer $Y$ primary and the setting value of timer $Y$ secondary alternately, the waveform inverted each time Timer $Y$ underflows is output from TYOUT pin.
When using this mode, be sure to set " 1 " to the timer Y write control bit to select "write to latch only". Also, set the port P01 direction registers to output mode.
The active edge of output waveform is set by the timer $Y$ output level latch (b5) of the timer Y, Z waveform output control register (PUM). When "0" is set to b5 of PUM, "H" interval by the setting value of TYP or "L" interval by the setting value of TYS is output alternately. When " 1 " is set to b5 of PUM, " $L$ " interval by the setting value of TYP or "H" interval by the setting value of TYS is output alternately.
Also, in this mode, the primary interval and the secondary interval of the output waveform can be extended respectively for 0.5 cycle of timer count source clock by setting the timer Y primary waveform extension control bit (b2) and the timer $Y$ secondary waveform extension control bit (b3) of PUM to "1". As a result, the waveforms of more accurate resolution can be output.
When b2 and b3 of PUM are used, the frequency and duty of the output waveform are as follows;

Waveform frequency:
FYOUT $=\frac{2 \times T M Y C L}{2 \times(T Y P+1)+2 \times(T Y S+1)+(E X P Y P+E X P Y S)}$

Duty:
DYOUT $=\frac{2 \times(T Y P+1)+E X P Y P}{(2 \times(T Y P+1)+E X P Y P)+(2 \times(T Y S+1)+E X P Y S)}$

TMYCL: Timer Y count source (frequency)
TYP: Timer Y primary (8bit)
TYS: Timer Y secondary (8bit)
EXPYP: Timer Y primary waveform extension control bit (1bit) EXPYS: Timer Y secondary waveform extension control bit (1bit)

In the programmable waveform generation mode, when values of the TYP, TYS, EXPYP and EXPYS are changed, the output waveform is changed at the beginning (timer $Y$ primary waveform interval) of waveform period.
When the count values are changed, set values to the TYS, EXPYP and EXPYS first. After then, set the value to TYP. The values are set all at once at the beginning of the next waveform period when the value is set to TYP. (When writing at timer stop is executed, writing to TYP at last is required.)

Notes on programmable waveform generation mode is described below;

- Notes on programmable generation waveform mode
- Count set value

In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP because the setting to them is executed all at once by writing to TYP. Even when changing TYP is not required, write the same value again.

- Write timing to TYP

In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer underflow during the secondary interval simultanesously. - Usage of waveform extension function

The waveform extension function by the timer Y waveform extension control bit can be used only when " 0016 " is set to Prescaler Y. When the value other than " 0016 " is set to Prescaler Y , be sure to set " 0 " to EXPYP and EXPYS.

- Timer Y write mode

When using this mode, be sure to set " 1 " to the timer Y write control bit to select "write to latch only".

Timer Y can stop counting by setting "1" to the timer Y count stop bit in any mode.
Also, when Timer $Y$ underflows, the timer $Y$ interrupt request bit is set to " 1 ".

Timer Y reloads the value of latch when counting is stopped by the timer Y count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

## -Timer Z

Timer $Z$ is an 8-bit timer and counts the prescaler $Z$ output. When Timer $Z$ underflows, the timer $Z$ interrupt request bit is set to "1".
Prescaler $\mathbf{Z}$ is an 8-bit prescaler and counts the signal selected by the timer $Z$ count source selection bit.

Prescaler $Z$ has the prescaler $Z$ latch to retain the reload value. Timer $Z$ has the timer $Z$ primary latch and timer $Z$ secondary latch to retain the reload value.
The value of prescaler $Z$ latch is set to Prescaler $Z$ when Prescaler $Z$ underflows. The value of timer $Z$ primary latch or timer $Z$ secondary latch are set to Timer $Z$ when Timer $Z$ underflows.
As for the value to transfer to Timer $Z$, either of timer $Z$ primary or timer $Z$ secondary is selected depending on the timer $Z$ operating mode.

When writing to Prescaler Z (PREZ), timer Z primary (TZP) or timer $Z$ secondary (TZS) is executed, writing to "latch only" or "latches and Prescaler Z and Timer Z" can be selected by the setting value of the timer $Z$ write control bit. Be sure to set the write control bit because there are some notes according to the operating mode.
When reading from Prescaler $Z$ (PREZ) is executed, the count value of Prescaler $Z$ is read out. When reading from timer $Z$ primary (TZP) is executed, the count value of Timer $Z$ is read out. The count value of Timer $Z$ can be read out by reading from the timer Z primary (TZP) even when the value of timer Z primary latch or timer $Z$ secondary latch is counted. When reading the timer $Z$ secondary (TZS) is executed, the undefined value is read out.

Timer $Z$ can be selected in one of 4 operating modes by setting the timer $Z$ operating mode bits of the timer $\mathrm{Y}, \mathrm{Z}$ mode register.

## (1) Timer mode

Prescaler Z counts the count source selected by the timer Z count source selection bits. Each time the count clock is input, the contents of Prescaler $Z$ is decremented by 1 . When the contents of Prescaler $Z$ reach " 0016 ", an underflow occurs at the next count clock, and the prescaler $Z$ latch is reloaded into Prescaler $Z$. The division ratio of Prescaler $Z$ is $1 /(n+1)$ provided that the value of Prescaler Z is n .

The contents of Timer $Z$ is decremented by 1 each time the underflow signal of Prescaler $Z$ is input. When the contents of Timer $Z$ reach " 0016 ", an underflow occurs at the next count clock, and the timer $Z$ primary latch is reloaded into Timer $Z$ and count continues. (In the timer mode, the contents of timer $Z$ primary latch is counted. Timer $Z$ secondary latch is not used in this mode.)
The division ratio of Timer $Z$ is $1 /(m+1)$ provided that the value of Timer $Z$ is $m$. Accordingly, the division ratio of Prescaler $Z$ and Timer $Z$ is $1 /((n+1) \times(m+1))$ provided that the value of Prescaler $Z$ is $n$ and the value of Timer $Z$ is $m$.
In the timer mode, writing to "latch only" or "latches and Prescaler $Z$ and timer $Z$ primary" can be selected by the setting value of the timer $Z$ write control bit.

## (2) Programmable waveform generation mode

In the programmable waveform generation mode, timer counts the setting value of timer $Z$ primary and the setting value of timer $Z$ secondary alternately, the waveform inverted each time Timer Z underflows is output from TZout pin.
When using this mode, be sure to set " 1 " to the timer Z write control bit to select "write to latch only". Also, set the port P02 direction registers to output mode.
The active edge of output waveform is set by the timer $Z$ output level latch (b4) of the timer Y, Z waveform output control register (PUM). When " 0 " is set to b4 of PUM, "H" interval by the setting value of TZP or " $L$ " interval by the setting value of TZS is output alternately. When " 1 " is set to b4 of PUM, "L" interval by the setting value of TZP or "H" interval by the setting value of TZS is output alternately.
Also, in this mode, the primary interval and the secondary interval of the output waveform can be extended respectively for 0.5 cycle of timer count source clock by setting the timer Z primary waveform extension control bit (b0) and the timer Z secondary waveform extension control bit (b1) of PUM to " 1 ". As a result, the waveforms of more accurate resolution can be output.
When b0 and b1 of PUM are used, the frequency and duty of the output waveform are as follows;

Waveform frequency:
$F Z O U T=\frac{2 \times T M Z C L}{2 \times(T Z P+1)+2 \times(T Z S+1)+(E X P Z P+E X P Z S)}$

Duty:
DZOUT $=\frac{2 \times(\mathrm{TZP}+1)+E X P Z P}{(2 \times(\mathrm{TZP}+1)+\mathrm{EXPZP})+(2 \times(\mathrm{TZS}+1)+E X P Z S}$

TMZCL: Timer Z count source (frequency)
TZP: Timer Z primary (8bit)
TZS: Timer Z secondary (8bit)
EXPZP: Timer Z primary waveform extension control bit (1bit)
EXPZS: Timer Z secondary waveform extension control bit (1bit)

In the programmable waveform generation mode, when values of the TZP, TZS, EXPZP and EXPZS are changed, the output waveform is changed at the beginning (timer Z primary waveform interval) of waveform period.
When the count values are changed, set values to the TZS, EXPZP and EXPZS first. After then, set the value to TZP. The values are set all at once at the beginning of the next waveform period when the value is set to TZP. (When writing at timer stop is executed, writing to TZP at last is required.)

Notes on the programmable waveform generation mode are described below;

## ■ Notes on programmable waveform generation mode

- Count set value

In the programmable waveform generation mode, values of TZS, EXPZP, and EXPZS are valid by writing to TZP because the setting to them is executed all at once by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultanesously. - Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".

## (3) Programmable one-shot generation mode

In the programmable one-shot generation mode, the one-shot pulse by the setting value of timer Z primary can be output from TZout pin by software or external trigger. When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only". Also, set the port P02 direction registers to output mode. In this mode, TZS is not used.
The active edge of output waveform is set by the timer $Z$ output level latch (b5) of the timer $\mathrm{Y}, \mathrm{Z}$ waveform output control register (PUM). When " 0 " is set to b 5 of PUM , " H " pulse during the interval of the TZP setting value is output. When " 1 " is set to b5 of PUM, "L" pulse during the interval of the TZP setting value is output.
Also, in this mode, the interval of the one-shot pulse output can be extended for 0.5 cycle of timer count source clock by setting the timer Z primary waveform extension control bit (b2) of PUM to " 1 ". As a result, the waveforms of more accurate resolution can be output.
In the programmable one-shot generation mode, the trigger by software or the external INTo pin can be accepted by writing " 0 " to the timer $Z$ count stop bit after the count value is set. (At the time when " 0 " is written to the timer $Z$ count stop bit, Timer $Z$ stops.)
By writing " 1 " to the timer $Z$ one-shot start bit, or by inputting the valid trigger to the INTo pin after the trigger to the INTO pin becomes valid by writing "1" to the INTo pin one-shot trigger control bit, Timer $Z$ starts counting, at the same time, the output of TZout pin is inverted. When Timer $Z$ underflows, the output of TZout pin is inverted again and Timer $Z$ stops. When also the trigger of INTo pin is accepted, the contents of the one-shot start bit is changed to " 1 " by hardware.

The falling or rising can be selected as the edge of the valid trigger of INTo pin by the INTo pin one-shot trigger edge selection bit. During the one-shot pulse output interval, the one-shot pulse output can be stopped forcibly by writing " 0 " to the timer Z one-shot start bit.
In the programmable one-shot generation mode, when the count values are changed, set value to the EXPZP first. After then, set the value to TZP. The values are set all at once at the beginning of the next one-shot pulse when the value is set to TZP. (When writing at timer stop is executed, writing to TZP at last is required.)

Notes on the programmable one-shot generation mode are described below;

## - Notes on programmable one-shot generation mode

- Count set value

In the programmable one-shot generation mode, the value of EXPZP becomes valid by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP. Also, when the timer $Y$ underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".

## (4) Programmable wait one-shot generation mode

In the programmable wait one-shot generation mode, the one-shot pulse by the setting value of timer $Z$ secondary can be output from TZOUT pin by software or external trigger to INT0 pin after the wait by the setting value of the timer $Z$ primary. When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only". Also, set the port P02 direction registers to output mode.
The active edge of output waveform is set by the timer $Z$ output level latch (b5) of the timer Y, Z waveform output control register (PUM). When " 0 " is set to b5 of PUM, after the wait during the interval of the TZP setting value, "H" pulse during the interval of the TZS setting value is output. When " 1 " is set to b5 of PUM, after the wait during the interval of the TZP setting value, "L" pulse during the interval of the TZS setting value is output
Also, in this mode, the intervals of the wait and the one-shot pulse output can be extended for 0.5 cycle of timer count source clock by setting EXPZP and EXPZS of PUM to "1". As a result, the waveforms of more accurate resolution can be output.

In the programmable one-shot generation mode, the trigger by software or the external INT0 pin can be accepted by writing "0" to the timer Z count stop bit after the count value is set. (At the time when " 0 " is written to the timer $Z$ count stop bit, Timer $Z$ stops.) By writing " 1 " to the timer $Z$ one-shot start bit, or by inputting the valid trigger to the INTo pin after the trigger to the INT0 pin becomes valid by writing " 1 " to the INTo pin one-shot trigger control bit, Timer $Z$ starts counting.
While Timer $Z$ counts the TZP, the initial value of the TZout pin output is retained. When Timer $Z$ underflows, the value of TZS is reloaded, at the same time, the output of TZout pin is inverted. When Timer Z underflows, the output of TZout pin is inverted again and Timer $Z$ stops. When also the trigger of INTo pin is accepted, the contents of the one-shot start bit is changed to " 1 " by hardware.
The falling or rising can be selected as the edge of the valid trigger of INTo pin by the INTo pin one-shot trigger edge selection bit. During the wait interval and the one-shot pulse output interval, the one-shot pulse output can be stopped forcibly by writing " 0 " to the timer Z one-shot start bit
In the programmable wait one-shot generation mode, when the count values are changed, set values to the TZS, EXPZP and EXPZS first. After then, set the value to TZP. The values are set all at once at the beginning of the next wait interval when the value is set to TZP. (When writing at timer stop is executed, writing to TZP at last is required.)

Notes on the programmable wait one-shot generation mode are described below;

## Notes on programmable wait one-shot generation mode

- Count set value

In the programmable wait one-shot generation mode, values of TZS, EXPZP and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer Y underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".

Timer Z can stop counting by setting "1" to the timer Z count stop bit in any mode.
Also, when Timer $Z$ underflows, the timer $Z$ interrupt request bit is set to "1".

Timer $Z$ reloads the value of latch when counting is stopped by the timer $Z$ count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)


Fig. 25 Structure of timer $\mathbf{Y}, \mathbf{Z}$ mode register


Fig. 26 Structure of timer $\mathbf{Y}, \mathbf{Z}$ waveform output control register


Fig. 27 Structure of one-shot start register


Fig. 28 Block diagram of timer 1 and timer A


Fig. 29 Block diagram of timer X , timer Y and timer $\mathbf{Z}$

## Serial I/O

## -Serial I/01

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6) to "1".
For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.


Fig. 30 Block diagram of clock synchronous serial I/O1


Fig. 31 Operation of clock synchronous serial I/O1 function

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 32 Block diagram of UART serial I/O1


Fig. 33 Operation of UART serial I/O1 function

## [Transmit buffer register/receive buffer register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Serial I/O1 status register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O1 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O1 status register are initialized to " 0 " at reset, but if the transmit enable bit of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Serial I/O1 control register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

## [UART control register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P11/TXD1 pin.

## [Baud rate generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.

## - Notes on serial I/O

- Serial I/O interrupt

When setting the transmit enable bit to " 1 ", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.
(1) Set the serial I/O transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to " 0 " after 1 or more instructions have been executed.
(5) Set the serial I/O transmit interrupt enable bit to "1" (enabled).

- I/O pin function when serial I/O1 is enabled.

The functions of P12 and P13 are switched with the setting values of a serial I/O1 mode selection bit and a serial I/O1 synchronous clock selection bit as follows.
(1) Serial I/O1 mode selection bit $\rightarrow$ " 1 " :

Clock synchronous type serial I/O is selected.
Setup of a serial I/O1 synchronous clock selection bit
"0" : P12 pin turns into an output pin of a synchronous clock.
"1" : P12 pin turns into an input pin of a synchronous clock.
Setup of a SRDY1 output enable bit (SRDY)
" 0 " : P13 pin can be used as a normal I/O pin.
"1": P13 pin turns into a SRDY output pin.
(2) Serial I/O1 mode selection bit $\rightarrow$ " 0 " :

Clock asynchronous (UART) type serial I/O is selected.
Setup of a serial I/O1 synchronous clock selection bit " 0 ": P12 pin can be used as a normal I/O pin.
"1": P12 pin turns into an input pin of an external clock.
When clock asynchronous (UART) type serial I/O is selected, it is P13 pin. It can be used as a normal I/O pin.


Fig. 34 Structure of serial I/01-related registers

## -Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O.
For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.
Note: Serial I/O2 can be used in the following cases;
(1) Serial I/O1 is not used,
(2) Serial I/O1 is used as UART and BRG output divided by 16 is selected as the synchronized clock.

## [Serial I/O2 control register] SIO2CON

The serial I/O2 control register contains 8 bits which control various serial I/O functions.

- Set "0" to bit 3 to receive.
- At reception, clear bit 7 to " 0 " by writing a dummy data to the serial I/O2 register after completion of shift.


Fig. 35 Structure of serial I/O2 control registers


Fig. 36 Block diagram of serial I/O2

## Serial I/O2 operation

By writing to the serial I/O2 register (address 003116) the serial I/ O2 counter is set to " 7 ".
After writing, the SDATA2 pin outputs data every time the transfer clock shifts from "H" to "L". And, as the transfer clock shifts from "L" to "H", the SdATA2 pin reads data, and at the same time the contents of the serial I/O2 register are shifted by 1 bit.
When the internal clock is selected as the transfer clock source, the following operations execute as the transfer clock counts up to 8.

- Serial I/O2 counter is cleared to " 0 ".
- Transfer clock stops at an " H " level.
- Interrupt request bit is set.
- Shift completion flag is set.

Also, the Sdata2 pin is in a high impedance state after the data transfer is completed (refer to Fig.37).
When the external clock is selected as the transfer clock source, the interrupt request bit is set as the transfer clock counts up to 8 , but external control of the clock is required since it does not stop. Notice that the SDATA2 pin is not in a high impedance state on the completion of data transfer.
Also, after the receive operation is completed, the transmit/receive shift completion flag is cleared by reading the serial I/O2 register. At transmit, the transmit/receive shift completion flag is cleared and the transmit operation is started by writing to serial $\mathrm{I} / \mathrm{O} 2$ register.


Fig. 37 Serial I/O2 timing (LSB first)

## A/D Converter

The functional blocks of the A/D converter are described below.

## [A/D conversion register] AD

The A/D conversion register is a read-only register that stores the result of $A / D$ conversion. Do not read out this register during an $A /$ D conversion.

## [A/D control register] ADCON

The $A / D$ control register controls the $A / D$ converter. Bit 2 to 0 are analog input pin selection bits. Bit 4 is the AD conversion completion bit. The value of this bit remains at " 0 " during A/D conversion, and changes to " 1 " at completion of $A / D$ conversion.
A/D conversion is started by setting this bit to " 0 ".

## [Comparison voltage generator]

The comparison voltage generator divides the voltage between AVSS and Vref by 1024, and outputs the divided voltages.

## [Channel selector]

The channel selector selects one of ports P27/AN7 to P20/ANo, and inputs the voltage to the comparator.

## [Comparator and control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores its result into the A/D conversion register. When $A / D$ conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to " 1 ". Because the comparator is constructed linked to a capacitor, set $f($ XIN $)$ to 500 kHz or more during A/D conversion.

## ■ Note on A/D converter

As for AD translation accuracy, on the following operating conditions, accuracy may become low.
(1) Since the analog circuit inside a microcomputer becomes sensitive to noise when Vref voltage is set up lower than Vcc voltage, accuracy may become low rather than the case where Vref voltage and Vcc voltage are set up to the same value.
(2) When Vref voltage is lower than [3.0 V], the accuracy at the low temperature may become extremely low compared with that at room temperature When the system would be used at low temperature, the use at V Ref=3.0 V or more is recommended.


Note: These can be used only for 36 pin version.
Fig. 38 Structure of A/D control register

Read 8-bit (Read only address 003516)


Read 10-bit (read in order address 003616, 003516)


Note: High-order 6-bit of address 003616 returns " 0 " when read.

Fig. 39 Structure of A/D conversion register


Fig. 40 Block diagram of A/D converter

## Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway. The watchdog timer consists of an 8-bit watchdog timer H and an 8 -bit watchdog timer L, being a 16 -bit counter.

## Standard operation of watchdog timer

The watchdog timer stops when the watchdog timer control register (address 003916) is not set after reset. Writing an optional value to the watchdog timer control register (address 003916) causes the watchdog timer to start to count down. When the watchdog timer H underflows, an internal reset occurs. Accordingly, it is programmed that the watchdog timer control register (address 003916) can be set before an underflow occurs.
When the watchdog timer control register (address 003916) is read, the values of the high-order 6-bit of the watchdog timer H , STP instruction disable bit and watchdog timer H count source selection bit are read.

## Operation of watchdog timer H count source selection bit

A watchdog timer H count source can be selected by bit 7 of the watchdog timer control register (address 003916). When this bit is " 0 ", the count source becomes a watchdog timer L underflow signal. The detection time is 131.072 ms at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$.
When this bit is " 1 ", the count source becomes $f(\operatorname{XIN}) / 16$. In this case, the detection time is $512 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$.

This bit is cleared to " 0 " after reset

## Operation of STP instruction disable bit

When the watchdog timer is in operation, the STP instruction can be disabled by bit 6 of the watchdog timer control register (address 003916).
When this bit is " 0 ", the STP instruction is enabled.
When this bit is " 1 ", the STP instruction is disabled, and an internal reset occurs if the STP instruction is executed.
Once this bit is set to " 1 ", it cannot be changed to " 0 " by program. This bit is cleared to "0" after reset.

Initial value of watchdog timer
By a reset or writing to the watchdog timer control register (address 003916), the watchdog timer H is set to "FF16" and the watchdog timer $L$ is set to "FF16".


Fig. 41 Block diagram of watchdog timer


Fig. 42 Structure of watchdog timer control register

## Reset Circuit

The microcomputer is put into a reset status by holding the $\overline{R E}-$ $\overline{\text { SET }}$ pin at the "L" level for $2 \mu \mathrm{~s}$ or more when the power source voltage is 2.2 to 5.5 V and XIN is in stable oscillation.
After that, this reset status is released by returning the $\overline{\text { RESET }}$ pin to the " H " level. The program starts from the address having the contents of address FFFD16 as high-order address and the contents of address FFFC16 as low-order address.
In the case of $\mathrm{f}(\phi) \leq 6 \mathrm{MHz}$, the reset input voltage must be 0.9 V or less when the power source voltage passes 4.5 V .
In the case of $\mathrm{f}(\phi) \leq 4 \mathrm{MHz}$, the reset input voltage must be 0.8 V or less when the power source voltage passes 4.0 V .
In the case of $\mathrm{f}(\phi) \leq 2 \mathrm{MHz}$, the reset input voltage must be 0.48 V or less when the power source voltage passes 2.4 V .
In the case of $\mathrm{f}(\phi) \leq 1 \mathrm{MHz}$, the reset input voltage must be 0.44 V or less when the power source voltage passes 2.2 V .


Fig. 43 Example of reset circuit


Fig. 44 Timing diagram at reset

| (1) Port P0 direction register | Address | Register contents |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $000116$ | 0016 |  |  |  |  |  |  |  |
| (2) Port P1 direction register | 000316 | X | X | X | 0 | 0 | 0 | 0 | 0 |
| (3) Port P2 direction register | 000516 | 0016 |  |  |  |  |  |  |  |
| (4) Port P3 direction register | 000716 | 0016 |  |  |  |  |  |  |  |
| (5) Pull-up control register | 001616 | 0016 |  |  |  |  |  |  |  |
| (6) Port P1P3 control register | 001716 | 0016 |  |  |  |  |  |  |  |
| (7) Serial I/O1 status register | 001916 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| (8) Serial I/O1 control register | $001 \mathrm{~A}_{16}$ | 0016 |  |  |  |  |  |  |  |
| (9) UART control register | 001B16 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| (10) Timer A mode register | 001D16 L | 0016 |  |  |  |  |  |  |  |
| (11) Timer A (low-order) | 001E16 | FF16 |  |  |  |  |  |  |  |
| (12) Timer A (high-order) | 001F16 | FF16 |  |  |  |  |  |  |  |
| (13) Timer Y, Z mode register | 002016 | 0016 |  |  |  |  |  |  |  |
| (14) Prescaler Y | 002116 | FF16 |  |  |  |  |  |  |  |
| (15) Timer Y secondary | 002216 | FF16 |  |  |  |  |  |  |  |
| (16) Timer Y primary | 002316 | FF16 |  |  |  |  |  |  |  |
| (17) Timer Y, Z waveform output control register | 002416 | 0016 |  |  |  |  |  |  |  |
| (18) Prescaler Z | 002516 | FF16 |  |  |  |  |  |  |  |
| (19) Timer Z secondary | 002616 | FF16 |  |  |  |  |  |  |  |
| (20) Timer Z primary | 002716 | FF16 |  |  |  |  |  |  |  |
| (21) Prescaler 1 | 002816 | FF16 |  |  |  |  |  |  |  |
| (22) Timer 1 | 002916 | 0116 |  |  |  |  |  |  |  |
| (23) One-shot start register | 002A16 | 0016 |  |  |  |  |  |  |  |
| (24) Timer X mode register | 002B16 | 0016 |  |  |  |  |  |  |  |
| (25) Prescaler $X$ | $002 \mathrm{C} 16[$ | FF16 |  |  |  |  |  |  |  |
| (26) Timer X | 002D16[ | FF16 |  |  |  |  |  |  |  |
| (27) Timer count source set register | 002E16 | 0016 |  |  |  |  |  |  |  |
| (28) Serial I/O2 control register | 003016 | 0016 |  |  |  |  |  |  |  |
| (29) Serial I/O2 register | 003116 | 0016 |  |  |  |  |  |  |  |
| (30) A/D control register | 003416 | 1016 |  |  |  |  |  |  |  |
| (31) MISRG | 003816 | 0016 |  |  |  |  |  |  |  |
| (32) Watchdog timer control register | 003916 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| (33) Interrupt edge selection register | 003A16 | 0016 |  |  |  |  |  |  |  |
| (34) CPU mode register |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| (35) Interrupt request register 1 | $003 \mathrm{C}_{16}$ | 0016 |  |  |  |  |  |  |  |
| (36) Interrupt request register 2 | 003D16 | 0016 |  |  |  |  |  |  |  |
| (37) Interrupt control register 1 | 003E16 | 0016 |  |  |  |  |  |  |  |
| (38) Interrupt control register 2 | 003F16 | 0016 |  |  |  |  |  |  |  |
| (39) Processor status register | (PS) | X | X | X | X | X | 1 | X | X |
| (40) Program counter | $(\mathrm{PCH})$ | Contents of address FFFD16 |  |  |  |  |  |  |  |
|  | (PCL) | Contents of address FFFC16 |  |  |  |  |  |  |  |
|  |  | Note X : Undefined |  |  |  |  |  |  |  |

Fig. 45 Internal status of microcomputer at reset

## Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT, and an RC oscillation circuit can be formed by connecting a resistor and a capacitor.
Use the circuit constants in accordance with the resonator manufacturer's recommended values.

## (1) On-chip oscillator operation

When the MCU operates by the on-chip oscillator for the main clock, connect XIN pin to Vss and leave Xout pin open.
The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## (2) Ceramic resonator

When the ceramic resonator is used for the main clock, connect the ceramic resonator and the external circuit to pins XIN and Xout at the shortest distance. A feedback resistor is built in between pins XIN and Xout.

## (3) RC oscillation

When the RC oscillation is used for the main clock, connect the XIN pin and XOUT pin to the external circuit of resistor $R$ and the capacitor $C$ at the shortest distance.
The frequency is affected by a capacitor, a resistor and a microcomputer.
So, set the constants within the range of the frequency limits.

## (4) External clock

When the external signal clock is used for the main clock, connect the XIN pin to the clock source and leave XOUT pin open.
Select "ceramic resonance" by setting " 0 " to the Oscillation mode selection bit of CPU mode register (address 003B16).


Fig. 46 External circuit of ceramic resonator


Fig. 47 External circuit of RC oscillation


Fig. 48 External clock input circuit


Fig. 49 Processing of XIN and Xout pins at on-chip oscillator operation

## (1) Oscillation control

## - Stop mode

When the STP instruction is executed, the internal clock $\phi$ stops at an " H " level and the XIN oscillator stops. At this time, timer 1 is set to " 0116 " and prescaler 1 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is " 0 ". On the other hand, timer 1 and prescaler 1 are not set when the above bit is " 1 ". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used. $\mathrm{f}(\mathrm{XIN}) / 16$ is forcibly connected to the input of prescaler 1 . When an external interrupt is accepted, oscillation is restarted but the internal clock $\phi$ remains at " H " until timer 1 underflows. As soon as timer 1 underflows, the internal clock $\phi$ is supplied. This is because when a ceramic oscillator is used, some time is required until a start of oscillation. In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable.
Also, the STP instruction cannot be used while CPU is operating by an on-chip oscillator.

## - Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to " 1 " before the STP or WIT instruction is executed.

## ■ Notes on clock generating circuit

For use with the oscillation stabilization set bit after release of the STP instruction set to " 1 ", set values in timer 1 and prescaler 1 after fully appreciating the oscillation stabilization time of the oscillator to be used.

- Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting an on-chip oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.

- Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.

- CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program run-away), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37540RSS" is excluded.)
Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4,6 and 7 , bits 5 , 1 and 0 are locked.

- Clock division ratio, Xin oscillation control, on-chip oscillator control The state transition shown in Fig. 52 can be performed by setting the clock division ratio selection bits (bits 7 and 6), XIN oscillation control bit (bit 4), on-chip oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Fig. 52.


## - Oscillation stop detection circuit (Note)

The oscillation stop detection circuit is used for reset occurrence when a ceramic resonator or an oscillation circuit stops by disconnection. When internal reset occurs, reset because of oscillation stop can be detected by setting " 1 " to the oscillation stop detection status bit.
Also, when using the oscillation stop detection circuit, an on-chip oscillator is required.
Figure 53 shows the state transition.

Note: The oscillation stop detection circuit is not included in the emulator MCU "M37540RSS".


Fig. 50 Structure of MISRG


Fig. 51 Block diagram of internal clock generating circuit (for ceramic resonator)


Fig. 52 Block diagram of internal clock generating circuit (for RC oscillation)


Fig. 53 State transition

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

## Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

## Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD instruction after executing one instruction before the ADC instruction or SBC instruction.
- In the decimal mode, the values of the N (negative), V (overflow) and $Z$ (zero) flags are invalid.


## Ports

- The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is " 1 ", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.
It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.
For setting direction registers, use the LDM instruction, STA instruction, etc.

## A/D Conversion

Do not execute the STP instruction during A/D conversion.

## Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock $\phi$ by the number of cycles mentioned in the machine-language instruction table.
The frequency of the internal clock $\phi$ is the same as that of the XIN in double-speed mode, twice the XIN cycle in high-speed mode and 8 times the XIN cycle in middle-speed mode.

## CPU Mode Register

The oscillation mode selection bit and processor mode bits can be rewritten only once after releasing reset. However, after rewriting it is disable to write any value to the bit. (Emulator MCU is excluded.)
When a ceramic oscillation is selected, a double-speed mode of the clock division ratio selection bits can be used. Do not use it when an RC oscillation is selected.

## State transition

Do not stop the clock selected as the operation clock because of setting of CM3, 4 .

## NOTES ON HARDWARE

## Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ is recommended.

## One Time PROM Version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.
To improve the noise reduction, connect a track between CNVss pin and Vss pin with 1 to $10 \mathrm{k} \Omega$ resistance.
The mask ROM version track of CNVss pin has no operational interference even if it is connected via a resistor.

## NOTES ON PERIPHERAL FUNCTIONS

## ■ Interrupt

When setting the followings, the interrupt request bit may be set to "1".
-When switching external interrupt active edge
Related register: Interrupt edge selection register (address 003A16)
Timer X mode register (address 2B16)
Timer A mode register (address 1D16)
When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
(1) Set the corresponding interrupt enable bit to "0" (disabled).
(2) Set the interrupt edge select bit (active edge switch bit).
(3) Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to "1" (enabled).

## - Timers

- When n ( 0 to 255 ) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.
- When a count source of timer $X$, timer $Y$ or timer $Z$ is switched, stop a count of timer X .


## - Timer A

CNTR1 interrupt active edge selection
CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit.
When this bit is " 0 ", the CNTR1 interrupt request bit is set to " 1 " at the falling edge of the CNTR1 pin input signal. When this bit is " 1 ", the CNTR1 interrupt request bit is set to " 1 " at the rising edge of the CNTR1 pin input signal.
However, in the pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.

## Timer X

CNTRo interrupt active edge selection
CNTRo interrupt active edge depends on the CNTRo active edge switch bit.
When this bit is " 0 ", the CNTRo interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTRo interrupt request bit is set to "1" at the rising edge of CNTRo pin input signal.

## Timer Y: Programmable Generation Waveform Mode

- Count set value

In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP because the setting to them is executed all at once by writing to TYP. Even when changing TYP is not required, write the same value again.

- Write timing to TYP

In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer underflow during the secondary interval simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer Y waveform extension control bit can be used only when "0016" is set to Prescaler Y. When the value other than " 0016 " is set to Prescaler Y , be sure to set "0" to EXPYP and EXPYS.

- Timer Y write mode

When using this mode, be sure to set " 1 " to the timer Y write control bit to select "write to latch only".

Timer Y can stop counting by setting "1" to the timer Y count stop bit in any mode.
Also, when Timer $Y$ underflows, the timer $Y$ interrupt request bit is set to " 1 ".

Timer Y reloads the value of latch when counting is stopped by the timer Y count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

## Timer Z: Programmable Waveform Generation Mode

- Count set value

In the programmable waveform generation mode, values of TZS, EXPZP, and EXPZS are valid by writing to TZP because the setting to them is executed all at once by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer Y underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".

## - Timer Z: Programmable One-shot Generation Mode

- Count set value

In the programmable one-shot generation mode, the value of EXPZP becomes valid by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler Z , be sure to set "0" to EXPZP. Also, when the timer $Y$ underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".

## ■ Timer Z: Programmable Wait One-shot Generation Mode

- Count set value

In the programmable wait one-shot generation mode, values of TZS, EXPZP and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.

- Write timing to TZP

In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultanesously.

- Usage of waveform extension function

The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " 0016 " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the count source, the waveform extension function cannot be used.

- Timer Z write mode

When using this mode, be sure to set " 1 " to the timer Z write control bit to select "write to latch only".

Timer Z can stop counting by setting " 1 " to the timer $Z$ count stop bit in any mode.
Also, when Timer $\mathbf{Z}$ underflows, the timer $\mathbf{Z}$ interrupt request bit is set to " 1 ".

Timer $Z$ reloads the value of latch when counting is stopped by the timer $Z$ count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

## Serial I/O

- Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to " 1 ". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.
(1) Set the serial I/O transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
(5) Set the serial I/O transmit interrupt enable bit to "1" (enabled).

- I/O pin function when serial I/O1 is enabled.

The functions of P12 and P13 are switched with the setting values of a serial I/O1 mode selection bit and a serial I/O1 synchronous clock selection bit as follows.
(1) Serial I/O1 mode selection bit $\rightarrow$ " 1 ":

Clock synchronous type serial I/O is selected.
Setup of a serial I/O1 synchronous clock selection bit
" 0 " : P12 pin turns into an output pin of a synchronous clock.
"1": P12 pin turns into an input pin of a synchronous clock.
Setup of a SRDY1 output enable bit (SRDY)
" 0 " : P13 pin can be used as a normal I/O pin.
"1": P13 pin turns into a SRDY output pin.
(2) Serial I/O1 mode selection bit $\rightarrow$ " 0 " :

Clock asynchronous (UART) type serial I/O is selected.
Setup of a serial I/O1 synchronous clock selection bit
" 0 ": P12 pin can be used as a normal I/O pin.
"1": P12 pin turns into an input pin of an external clock.
When clock asynchronous (UART) type serial I/O is selected, it is P13 pin. It can be used as a normal I/O pin.

## A/D Converter

- The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.
Make sure that $f(X I N)$ is 500 kHz or more during A/D conversion.
- As for AD translation accuracy, on the following operating conditions, accuracy may become low.
(1) Since the analog circuit inside a microcomputer becomes sensitive to noise when Vref voltage is set up lower than Vcc voltage, accuracy may become low rather than the case where Vref voltage and Vcc voltage are set up to the same value.
(2) When Vref voltage is lower than [3.0 V], the accuracy at the low temperature may become extremely low compared with that at room temperature When the system would be used at low temperature, the use at $V_{\text {REF }}=3.0 \mathrm{~V}$ or more is recommended.


## Notes on clock generating circuit

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 1 after fully appreciating the oscillation stabilization time of the oscillator to be used.

- Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting an on-chip oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.

- Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.

- CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program run-away), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37540RSS" is excluded.)
Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4,6 and 7 , bits 5,1 and 0 are locked.

- Clock division ratio, XIN oscillation control, on-chip oscillator control The state transition shown in Fig. 53 can be performed by setting the clock division ratio selection bits (bits 7 and 6), XIN oscillation control bit (bit 4), on-chip oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Fig. 53.
- On-chip oscillator operation

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## ■ Electric Characteristic Differences Among Mask ROM and One TIme PROM Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation among mask ROM and One Time PROM version MCUs due to the differences in the manufacturing processes.
When manufacturing an application system with One Time PROM version and then switching to use of the mask ROM version, perform sufficient evaluations for the commercial samples of the mask ROM version.

## Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Order Confirmation Form *
2.Mark Specification Form *
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

## DATA REQUIRED FOR ROM PROGRAMMING ORDERS

The following are necessary when ordering a One Time PROM production:
1.ROM Programming Order Confirmation Form *
2.Mark Specification Form *
3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

* For the mask ROM confirmation ROM programming order confirmation and the mark specifications, refer to the "Renesas Technology Corp" Homepage (http://www.renesas.com/en/rom).


## ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 7 Special programming adapter

| Package | Name of Programming Adapter |
| :---: | :---: |
| 32P4B | PCA7435SPG02 |
| 32P6U-A | PCA7435GPG03 |
| 36P2R-A | PCA7435FPG02 |

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 54 is recommended to verify programming.


Fig. 54 Programming and testing of One Time PROM version

## FUNCTIONAL DESCRIPTION SUPPLEMENT

## Interrupt

7540 group permits interrupts on the 14 sources for 42 -pin version, 13 sources for 36 -pin version and 12 sources for 32 -pin version. It is vector interrupts with a fixed priority system. Accordingly,
when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag.
For interrupt sources, vector addresses and interrupt priority, refer to "Table 8."

Table 8 Interrupt sources, vector addresses and interrupt priority

| Interrupt source | Priority | Vector addresses (Note 1) |  | Interrupt request generating conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High-order | Low-order |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset input | Non-maskable |
| Serial I/O1 receive | 2 | FFFB16 | FFFA16 | At completion of serial I/O1 data receive | Valid only when serial I/O1 is selected |
| Serial I/O1 transmit | 3 | FFF916 | FFF816 | At completion of serial I/O1 transmit shift or when transmit buffer is empty | Valid only when serial I/O1 is selected |
| INT0 | 4 | FFF716 | FFF616 | At detection of either rising or falling edge of INT0 input | External interrupt (active edge selectable) |
| INT1 (Note 3) | 5 | FFF516 | FFF416 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Key-on wake-up | 6 | FFF316 | FFF216 | At falling of conjunction of input logical level for port P0 (at input) | External interrupt (valid at falling) |
| CNTRo | 7 | FFF116 | FFF016 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| CNTR1 | 8 | FFEF16 | FFEE16 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Timer X | 9 | FFED16 | FFEC16 | At timer X underflow |  |
| Timer Y | 10 | FFEB16 | FFEA16 | At timer Y underflow |  |
| Timer Z | 11 | FFE916 | FFE816 | At timer $Z$ underflow |  |
| Timer A | 12 | FFE716 | FFE616 | At timer A underflow |  |
| Serial I/O2 | 13 | FFE516 | FFE416 | At completion of transmit/receive shift |  |
| A/D conversion | 14 | FFE316 | FFE216 | At completion of A/D conversion |  |
| Timer 1 | 15 | FFE116 | FFE016 | At timer 1 underflow | STP release timer underflow |
| Reserved area | 16 | FFDF16 | FFDE16 | Not available |  |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Note 1: Vector addressed contain internal jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.
3: It is an interrupt which can use only for 36 pin version.

## Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the
instruction that is currently in execution.
Figure 55 shows a timing chart after an interrupt occurs, and Figure 56 shows the time up to execution of the interrupt processing routine.


Fig. 55 Timing chart after an interrupt occurs


Fig. 56 Time up to execution of the interrupt processing routine

## A/D Converter

A/D conversion is started by setting AD conversion completion bit to " 0 ." During A/D conversion, internal operations are performed as follows.

1. After the start of $A / D$ conversion, $A / D$ conversion register goes to "0016."
2. The highest-order bit of $A / D$ conversion register is set to "1," and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage VIN.
3. As a result of comparison, when Vref < VIN, the highest-order bit of $A / D$ conversion register becomes "1." When Vref > VIN, the highest-order bit becomes "0."

By repeating the above operations up to the lowestorder bit of the A/D conversion register, an analog value converts into a digital value.
A/D conversion completes at 122 clock cycles (20.34 $\mu \mathrm{s}$ at $\mathrm{f}(\mathrm{XIN})=6.0 \mathrm{MHz}$ ) after it is started, and the result of the conversion is stored into the A/D conversion register.
Concurrently with the completion of $A / D$ conversion, A/D conversion interrupt request occurs, so that the $A D$ conversion interrupt request bit is set to "1."

Relative formula for a reference voltage VREF of A/D converter and Vref

$$
\begin{array}{cc}
\text { When } \mathrm{n}=0 & \text { Vref }=0 \\
\text { When } \mathrm{n}=1 & \text { to } 1023 \quad \text { Vref }=\frac{\text { VREF }}{1024} \times \mathrm{n} \\
& \mathrm{n}: \text { the value of A/D converter (decimal numeral) }
\end{array}
$$

Table 9 Change of $A / D$ conversion register during A/D conversion

|  | Change of $A / D$ conversion register |  |  |  |  |  |  |  |  |  | Value of comparison voltage (Vref) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| At start of conversion | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| First comparison | 1 0 0 0 0 0 0 0 0 0 |  |  |  |  |  |  |  |  |  | $\frac{\text { VREF }}{2}$ |  |  |  |  |
| Second comparison | $* 1$ 1 0 0 0 0 0 0 0 0 |  |  |  |  |  |  |  |  |  | $\frac{\text { VREF }}{2} \pm \frac{\text { VREF }}{4}$ |  |  |  |  |
| Third comparison | $*$ <br> $*$ |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\frac{\text { Vref }}{2} \pm \frac{\text { Vref }}{4} \pm \frac{\text { Vref }}{8}$ |  |  |  |  |
| : | : |  |  |  |  |  |  |  |  |  | : |  |  |  |  |
| After completion of tenth comparison | A result of $A / D$ conversion |  |  |  |  |  |  |  |  | $* *$ <br> $*$ | $\frac{\text { VRE }}{2}$ | VREF 4 | $\pm \cdots \pm$ |  | $\frac{\text { VREF }}{1024}$ |

$* 1-* 10$ : A result of the first to tenth comparison

Figure 56 shows A/D conversion equivalent circuit, and Figure 57 shows $A / D$ conversion timing chart.


Fig. 57 A/D conversion equivalent circuit


Fig. 58 A/D conversion timing chart

## CHAPTER 2

## APPLICATION

2.1 I/O port<br>2.2 Timer A<br>2.3 Timer 1<br>2.4 Timer $X$<br>2.5 Timer $Y$ and timer $Z$<br>2.6 Serial I/O1<br>2.7 Serial I/O2<br>2.8 A/D converter<br>2.9 Reset

### 2.1 I/O port

This paragraph explains the registers setting method and the notes relevant to the I/O ports.

### 2.1.1 Memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (P0D) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
|  |  |
| 001616 | Pull-up control register (PULL) |
| 001716 | Port P1P3 control register (P1P3C) |
|  |  |
| 003A16 | Interrupt edge selection register (INTEDGE) |
|  |  |
| 003C16 | Interrupt request register 1 (IREQ1) |
|  |  |
| 003E16 | Interrupt control register 1 (ICON1) |

Fig. 2.1.1 Memory map of registers relevant to I/O port

### 2.1.2 Relevant registers

Port Pi


Port $\mathrm{Pi}(\mathrm{Pi})(\mathrm{i}=0,2,3)$ [Address: $00{ }_{16}, 04{ }_{16}, 06{ }_{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio | - In output mode <br> $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode <br> Write : Port latch <br> Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port Pi1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port Pi2 |  | ? | O | $\bigcirc$ |
| 3 | Port Pi3 |  | ? | $\bigcirc$ | 0 |
| 4 | Port Pi4 |  | ? | 0 | $\bigcirc$ |
| 5 | Port Pis |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 | Port Pi6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 | Port Pi7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: The 32-pin package versions have nothing to be allocated for the following:
-Bits 6 and 7 of port P2
-Bits 5 and 6 of port P3.

Fig. 2.1.2 Structure of Port Pi (i = 0, 2, 3)

## Port P1

b7 b6 b5 b4 b3 b2 b1 b0
Port P1 (P1) [Address : 02 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P10 | - In output mode <br> $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port P1 ${ }_{1}$ |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port P12 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 | Port P13 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port P14 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 | Nothing is allocated for these bits. <br> When these bits are read out, the values are undefined. |  | ? | $\times$ | $\times$ |
| 6 |  |  | ? | $\times$ | $\times$ |
| 7 |  |  | ? | $\times$ | $\times$ |

Fig. 2.1.3 Structure of Port P1

## Port Pi direction register

b7 b6 b5 b4 b3 b2 b1 b0


Port Pi direction register (PiD) ( $\mathrm{i}=0,2,3$ ) [Address : 01 16, 0516, 0716]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pi direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port $\mathrm{Pi}_{1}$ input mode <br> 1 : Port $\mathrm{Pi}_{1}$ output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Pi2 input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port $\mathrm{Pi}_{3}$ input mode 1 : Port $\mathrm{Pi}_{3}$ output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | $\bigcirc$ |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | 0 |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Pi7 output mode | 0 | $\times$ | $\bigcirc$ |

Note: The 32-pin package versions have nothing to be allocated for the following: -Bits 6 and 7 of P2D
-Bits 5 and 6 of P3D.

Fig. 2.1.4 Structure of Port Pi direction register (i=0,2,3)

## Port P1 direction register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.1.5 Structure of Port P1 direction register

Pull-up control register
b7 b6 b5 b4 b3 b2 b1 b0


Pull-up control register (PULL) [Address : 1616]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | P0o pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | O | $\bigcirc$ |
| 1 | P01 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | $\bigcirc$ |
| 2 | P02, P03 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | $\mathrm{PO}_{4}$ - P 07 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | $\bigcirc$ |
| 4 | P3o - P33 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | O | $\bigcirc$ |
| 5 | P34 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | O | $\bigcirc$ |
| 6 | P35, P36 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | P37 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | 0 |

Note: Pins set to output are disconnected from the pull-up control.

Fig. 2.1.6 Structure of Pull-up control register

## Port P1P3 control register

b7 b6 b5 b4 b3 b2 b1 b0


Note: Keep setting the P36/INT1 input level selection bit to "0" (initial value) for the 32-pin package version.

Fig. 2.1.7 Structure of Port P1P3 control register

## Interrupt edge selection register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.1.8 Structure of Interrupt edge selection register

## Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 1 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 3 | INT 1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 4 | Key-on wake up interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 6 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.1.9 Structure of Interrupt request register 1

Interrupt control register 1


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Serial I/O1 receive <br> interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | Serial I/O1 transmit interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | INTo interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | INT 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | Key-on wake up interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTR interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | CNTR 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Timer X interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |

Fig. 2.1.10 Structure of Interrupt control register 1

### 2.1.3 Application example of key-on wake up (1)

Outline: The built-in pull-up resistor is used.
Specifications: System is returned from the wait mode when the key-on wakeup interrupt occurs by input of the falling edge to port P0i.
Note: Only the falling edge is active for the key-on wakeup interrupt.
Figure 2.1.11 shows an example of application circuit, and Figure 2.1 .12 shows an example of control procedure.


Fig. 2.1.11 Example of application circuit


Fig. 2.1.12 Example of control procedure (1)

### 2.1.4 Application example of key-on wake up (2)

Outline: The key-on wakeup interrupt is used as the normal external interrupt.
Specifications: The key-on wakeup interrupt occurs by input of the falling edge to port P0i. If necessary, the built-in pull-up resistor is used.
Note: Only the falling edge is active for the key-on wakeup interrupt.
Figure 2.1.13 shows an example of control procedure.


Fig. 2.1.13 Example of control procedure (2)

### 2.1.5 Handling of unused pins

Table 2.1.1 Handling of unused pins

| Pins/Ports name | Handling |
| :---: | :---: |
| P0, P1, P2, P3 | -Set to the input mode and connect each to Vcc or Vss through a resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. <br> - Set to the output mode and open at "L" or "H" level. |
| $\mathrm{V}_{\text {ReF }}$ | -Connect to Vss (GND). |
| XIn | -Connect to Vss (GND) when using an on-chip oscillator for main clock. |
| Xout | -Open when using an external clock. <br> -Open when using an on-chip oscillator for main clock. |

### 2.1.6 Notes on input and output ports

Notes on using input and output ports are described below.

## (1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined".
Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using a built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external.


## - Reason

The output transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.

> *1 $^{\text {stand-by state }}:$ the stop mode by executing the STP instruction the by executing the WIT instruction

## (2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port :

The pin state is read in the CPU, and is written to this bit after bit managing.

- As for a bit which is set for an output port :

The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.
Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
*2 bit managing instructions: SEB, and CLB instructions


## (3) Usage for the 32-pin version

(1) Fix the $\mathrm{P} 3_{5}, \mathrm{P} 3_{6}$ pull-up control bit of the pull-up control register to "1".
(2) Keep the $\mathrm{P}_{6} / \mathrm{INT}_{1}$ input level selection bit of the port P1P3 control register " 0 " (initial state).

### 2.1.7 Termination of unused pins

## (1) Terminate unused pins

(1) I/O ports:

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/ O ports for the output mode and open them at "L" or "H".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.


## (2) Termination remarks

(1) Input ports and I/O ports:

Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (2) and (3) shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


### 2.2 Timer A

This paragraph explains the registers setting method and the notes relevant to the timer A .

### 2.2.1 Memory map



Fig. 2.2.1 Memory map of registers relevant to timer A

### 2.2.2 Relevant registers

## Port PO direction register



Port P0 direction register (POD) [Address : 01 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P0 direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port Pi input mode <br> 1 : Port Pi1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode <br> 1 : Port Pi2 output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port Pis input mode 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode 1 : Port Pi4 output mode | 0 | $\times$ | 0 |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | 0 |
| 7 |  | 0 : Port Pi7 input mode 1 : Port Piz output mode | 0 | $\times$ | 0 |

Fig. 2.2.2 Structure of Port P0 direction register

Pull-up control register
b7 b6 b5 b4 b3 b2 b1 b0


Pull-up control register (PULL) [Address : 1616]


Note: Pins set to output are disconnected from the pull-up control.

Fig. 2.2.3 Structure of Pull-up control register

## Timer A mode register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.2.4 Structure of Timer A mode register
Table 2.2.1 CNTR 1 active edge switch bit function


Timer A register (low-order, high-order)
b7 b6 b5 b4 b3 b2 b1 b0


Timer A register (low-order, high-order) (TAL, TAH) [Address: 1E 16, 1F16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of timer A. <br> -The value set in this register is written to both timer A and timer A latch at the same time. <br> -When this register is read out, the timer A's count value is read out. | 1 | $\bigcirc$ | O |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | 0 |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | 0 | $\bigcirc$ |
| 7 |  | 1 | 0 | $\bigcirc$ |

Notes 1: Be sure to write to/read out both the low-order of timer A (TAL) and the highorder of timer A (TAH).
2: Read the high-order of timer A (TAH) first, and the high-order of timer A (TAL) next.
3: Write to the low-order of timer A (TAL) first, and the high-order of timer A (TAH) next.
4: Do not write to them during read, and do not read out them during write.
Fig. 2.2.5 Structure of Timer A register

Interrupt edge selection register b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.2.6 Structure of Interrupt edge selection register

## Interrupt request register 1

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address: 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 4 | Key-on wake up interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 6 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.2.7 Structure of Interrupt request register 1

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.2.8 Structure of Interrupt request register 2

## Interrupt control register 1

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Serial I/O1 receive <br> interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | Serial I/O1 transmit interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | INT $T_{0}$ interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | INT $T_{1}$ interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | Key-on wake up interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTR interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | CNTR 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Timer X interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |

Fig. 2.2.9 Structure of Interrupt control register 1


Fig. 2.2.10 Structure of Interrupt control register 2

### 2.2.3 Timer mode

(1) Operation description

Timer A counts the oscillation frequency divided by 16. Each time the count clock is input, the contents of Timer A is decremented by 1 . When the contents of Timer A reach " $0000{ }_{16}$ ", an underflow occurs at the next count clock, and the timer A latch is reloaded into Timer A. The division ratio of Timer $A$ is $1 /(n+1)$ provided that the value of Timer $A$ is $n$.
Timer A can stop counting by setting " 1 " to the timer A count stop bit.
Also, when Timer A underflows, the timer A interrupt request bit is set to " 1 ".
(2) Timer mode setting method

Figure 2.2.11 shows the setting method for timer mode of timer A.

Process 1: Disable timer A interrupt.


Interrupt control register 2 (ICON2) [Address 3F16]
Timer A interrupt disabled
Process 2: Set timer A mode register.


Timer A mode register (TAM) [Address 1D16]
Timer mode
Timer A count stop
Process 3: Set the count value to Timer A (Note).

- Set the count value to timer A (low-order)


Timer A (low-order) (TAL) (Address 1E16)
Count value

- Set the count value to timer A (high-order)


Timer A (high-order) (TAH) (Address 1F16)
Count value
Note: Write both registers in order of timer X (low-order) and timer X (high-order) following, certainly.

Process 4: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer A interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer A interrupt request issued

Process 5: When Timer A interrupt is used, set "1" (interrupt enabled) to the timer A interrupt enable bit.


Interrupt control register 2 (ICON2) [Address 3F16]
Timer A interrupt enabled
Process 6: Start counting of Timer A.


Timer A mode register (TAM) [Address 1D16]
Timer A count start

Fig. 2.2.11 Setting method for timer mode

## (3) Application example of timer mode

Outline: The input clock is divided by the timer so that the period processing is executed every 25 ms intervals.
Specifications: •The $f\left(X_{i n}\right)=8 \mathrm{MHz}$ is divided by timer $A$ to detect 25 ms .
-The timer A interrupt request is confirmed in the main routine. When 25 ms has elapsed, the period processing is executed in the timer A interrupt processing routine.

- Operation clock: $f(X i n)=8 \mathrm{MHz}$, high-speed mode

Figure 2.2.12 shows an example of control procedure.


Fig. 2.2.12 Example of control procedure

### 2.2.4 Period measurement mode

(1) Operation description

In the period measurement mode, the pulse period input from the $\mathrm{PO}_{0} / \mathrm{CNTR}_{1}$ pin is measured.
CNTR ${ }_{1}$ interrupt request is generated at rising/falling edge of CNTR 1 pin input signal. Simultaneously, the value in the timer A latch is reloaded in Timer A and count continues. The active edge of CNTR ${ }_{1}$ pin input signal can be selected from rising or falling by the CNTR ${ }_{1}$ active edge switch bit. The count value when trigger input from CNTR ${ }_{1}$ pin is accepted is retained until Timer $A$ is read once.
Timer A can stop counting by setting "1" to the timer A count stop bit.
Also, when Timer A underflows, the timer A interrupt request bit is set to " 1 ".

## (2) Period measurement mode setting method

Figure 2.2.13 and Figure 2.2 .14 show the setting method for period measurement mode of timer A.

Process 1: Disable timer A interrupt and CNTR1 interrupt.


Process 2: Set the CNTR1 pin to the input mode.


Process 3: Set pull-up control register.


Process 4: Set timer A mode register.


Fig. 2.2.13 Setting method for period measurement mode (1)

Process 5: Set the count value to timer A (Note).

- Set the initial value to timer A (low-order)


Timer A (low-order) (TAL) (Address 1E16)
Initial value

- Set the initial value to timer A (high-order)


Timer A (high-order) (TAH) (Address 1F16)
Initial value
Note: Write both registers in order of timer X (low-order) and timer X (high-order) following, certainly.

Process 6: In order to use the CNTR1 pin function of the P0o/CNTR1 pin, disable the P00 key-on wakeup function.


Interrupt edge selection register (INTEDGE) [Address 3A16]
Key-on wakeup disabled

Process 7: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer A interrupt request bit and CNTR1 interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No CNTR1 interrupt request issued


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer A interrupt request issued

Process 8: When the interrupt is used, set " 1 " (interrupt enabled) to the timer A interrupt enable bit or CNTR1 interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]
CNTR1 interrupt enabled


Interrupt control register 2 (ICON2) [Address 3F16]


Timer A interrupt enabled

Process 9: Start counting of timer A.

| $\mathrm{b7}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 |  | 0 | 1 |  |  |

Timer A mode register (TAM) [Address 1D16]
Timer A count start

Fig. 2.2.14 Setting method for period measurement mode (2)

## (3) Application example of period measurement mode

Outline: The phase control signal is adjusted by using the period measurement mode.
Specifications: - The phase control signal is output to a load, and that controls the phase of a load.

- The period of the pulse input to the $\mathrm{PO}_{0} / \mathrm{CNTR}_{1}$ pin from the load as a feedback signal is measured. The correct of the phase control signal to the load is executed using this result. The input pulse period is set to be less than the period of timer A. When timer A underflows, the period is recognized as not corrected, and error processing is executed in the timer A interrupt processing routine.
- Operation clock: $f\left(X_{\text {IN }}\right)=8 \mathrm{MHz}$, high-speed mode

Figure 2.2.15 shows an example of a peripheral circuit, and Figure 2.2 .16 shows an example of control procedure.


Fig. 2.2.15 Example of peripheral circuit


Fig. 2.2.16 Example of control procedure

### 2.2.5 Event counter mode

(1) Operation description

Timer A counts signals input from the $\mathrm{P}_{0} 0_{0} \mathrm{CNTR}_{1}$ pin.
Except for this, the operation in event counter mode is the same as in timer mode.
The active edge of CNTR $1_{1}$ pin input signal can be selected from rising or falling by the CNTR ${ }_{1}$ active edge switch bit.
Timer A can stop counting by setting " 1 " to the timer A count stop bit.
Also, when Timer A underflows, the timer A interrupt request bit is set to " 1 ".
(2) Event counter mode setting method

Figure 2.2 .17 and Figure 2.2.18 show the setting method for event counter mode of timer A.


Process 2: Set the CNTR1 pin to the input mode.


Process 3: Set pull-up control register.


Pull-up control register (PULL) [Address 1616]

- POo/CNTR1 pull-up control bit

0 : Pull-up Off
1: Pull-up On


Process 5: Set the count value to timer A (Note).

- Set the count value to timer A (low-order)

- Set the count value to timer A (high-order)


Note: Write both registers in order of timer X (low-order) and the timer X (high-order) following, certainly.
Fig. 2.2.17 Setting method for event counter mode (1)

Process 6: In order to use the CNTR1 pin function of the POo/CNTR1 pin, disable the P0o key-on wakeup function.


Interrupt edge selection register (INTEDGE) [Address 3A16]
Key-on wakeup disabled

Process 7: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer A interrupt request bit and CNTR1 interrupt request bit.


Process 8: When the interrupt is used, set "1" (interrupt enabled) to the timer A interrupt enable bit or CNTR1 interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]
CNTR1 interrupt enabled


Interrupt control register 2 (ICON2) [Address 3F16]
Timer A interrupt enabled

Process 9: Start counting of timer A.


Fig. 2.2.18 Setting method for event counter mode (2)

## (3) Application example of event counter mode

Outline: The frequency of the pulse which is input to the $\mathrm{P} 0_{0} / \mathrm{CNTR}_{1}$ pin (" H " active) is measured by the number of events in a certain period.
Specifications: The count source of timer $A$ is input from the $P 0_{0} / C N T R_{1}$ pin, and the timer $A$ starts counting the count source. Clock ( $f\left(\mathrm{X}_{\mathrm{IN}}\right)=8 \mathrm{MHz}$ ) is divided by timer $X$ to detect 1 ms . The frequency of the pulse input to the $\mathrm{PO}_{0} / \mathrm{CNTR}_{1}$ pin is calculated by the number of events counted within 1 ms .
Operation clock: $f(X i x)=8 \mathrm{MHz}$, high-speed mode
Figure 2.2.19 shows an example of measurement method of frequency, and Figure 2.2 .20 shows an example of control procedure.


Fig. 2.2.19 Example of measurement method of frequency


Fig. 2.2.20 Example of control procedure

### 2.2.6 Pulse width HL continuously measurement mode

(1) Operation description

In the pulse width HL continuously measurement mode, the pulse width ("H" and "L" levels) input to the $\mathrm{P} 0_{0} / \mathrm{CNTR}_{1}$ pin is measured.
CNTR1 interrupt request is generated at both rising and falling edges of CNTR 1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode.
The count value when trigger input from the CNTR ${ }_{1}$ pin is accepted is retained until Timer A is read once. Timer A can stop counting by setting " 1 " to the timer A count stop bit.
Also, when Timer A underflows, the timer A interrupt request bit is set to " 1 ".
(2) Pulse width HL continuously measurement mode setting method

Figure 2.2.21 and Figure 2.2.22 show the setting method for pulse width HL continuously measurement mode of timer $A$.

Process 1: Disable timer A interrupt and CNTR1 interrupt.


Process 2: Set the CNTR1 pin to the input mode.


Port P0 direction register (POD) [Address 0116]
Set the $\mathrm{P} 00 / \mathrm{CNTR}_{1}$ pin to the input mode

Process 3: Set the pull-up control register.


Process 4: Set timer A mode register.


Process 5: Set the count value to timer A (Note).

- Set the initial value to timer A (low-order)

- Set the initial value to timer A (high-order)


Note: Write both registers in order of timer X (low-order) and the timer X (high-order) following, certainly.
Fig. 2.2.21 Setting method for pulse width HL continuously measurement mode (1)

Process 6: In order to use the CNTR1 pin function of the P0o/CNTR1 pin, disable the P0o key-on wakeup function.


Interrupt edge selection register (INTEDGE) [Address 3A16]
Key-on wakeup disabled

Process 7: In order not to execute the no requested interrupt processing, set "0" (no requested) to the timer A interrupt request bit and CNTR1 interrupt request bit (Note).


Interrupt request register 1 (IREQ1) [Address 3C16]
No CNTR1 interrupt request issued


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer A interrupt request issued

Note: In the pulse width HL continuously measurement mode, the CNTR1 interrupt request occurs at the rising edge and falling edge of the $\mathrm{P} \mathrm{O}_{0} / \mathrm{CNTR} 1$ pin regardless of the value of the $\mathrm{P} 00 / \mathrm{CNTR} 1$ active edge switch bit of the timer A mode register.

Process 8: When the interrupt is used, set " 1 " (interrupt enabled) to the timer A interrupt enable bit or CNTR1 interrupt enable bit.


Process 9: Start counting of timer A.


Fig. 2.2.22 Setting method for pulse width HL continuously measurement mode (2)

## (3) Application example of pulse width HL continuously measurement mode

Outline: A telephone ringing (calling) pulse* is detected by using the pulse width HL continuously measurement mode.

* Signal which is sent by turning on/off (make/break) the telephone line.

Each country has a different standard. In this case, Japanese domestic standard is adopted as an example.
Specifications: Whether a telephone call exists or not is judged by measuring a pulse width output from the ringing signal detection circuit.
$f\left(X_{i v}\right) / 16\left(f\left(X_{i n}\right)=6.4 M H z\right)$ is used as the count source, and "H" and "L" pulse width of the ringing pulse are measured by using the pulse width HL continuously measurement mode. When the following conditions are satisfied, it is recognized as a normal value. When the following conditions are not satisfied, it is recognized as an unusual value.
$200 \mathrm{~ms} \leq$ "H" pulse width of ringing pulse < 1.2 s
$600 \mathrm{~ms} \leq$ "L" pulse width of ringing pulse < 2.2 s
$1.0 \mathrm{~s} \leq$ one period ("H" pulse width + "L" pulse width) < 3.0 s
Operation clock: $f\left(X_{\text {IN }}\right)=6.4 \mathrm{MHz}$, high-speed mode
Figure 2.2.23 shows an example of a peripheral circuit, and Figure 2.2 .24 shows an operation timing when a ringing pulse is input. Figures 2.2.25 and 2.2.26 show an example of control procedure.

7540 Group


Fig. 2.2.23 Example of peripheral circuit


Fig. 2.2.24 Operation timing when ringing pulse is input


Fig. 2.2.25 Example of control procedure (1)


Fig. 2.2.26 Example of control procedure (2)

### 2.2.7 Notes on timer A

Notes on using timer A are described below.

## (1) Common to all modes

(1) When reading timer A (high-order) (TAH) and timer A (low-order) (TAL), the contents of timer A is read out. Read both registers in order of TAH and TAL following, certainly.
TAH and TAL keep the values until they are read out.
Also, do not write to them during read. In this case, unexpected operation may occur.
(2) When writing data to TAL and TAH when timer A is operating or stopped, the data are set to timer A and timer A latch simultaneously. Write both registers in order of TAL and TAH following, certainly.
Also, do not read them during write. In this case, unexpected operation may occur.
(2) Period measurement mode, event counter mode, and pulse width HL continuously measurement mode
(1) In order to use CNTR 1 pin, set " 0 " to bit 0 of the port P0 direction register (input mode).
(2) In order to use CNTR ${ }_{1}$ pin, set "1" to bit 7 of the interrupt edge selection register to disable the $\mathrm{P} 0_{0}$ key-on wakeup function.
(3) CNTR ${ }_{1}$ interrupt active edge depends on the CNTR ${ }_{1}$ active edge switch bit. When this bit is " 0 ", the CNTR ${ }_{1}$ interrupt request bit is set to " 1 " at the falling edge of the CNTR ${ }_{1}$ pin input signal. When this bit is " 1 ", the CNTR ${ }_{1}$ interrupt request bit is set to " 1 " at the rising edge of the CNTR ${ }_{1}$ pin input signal.
However, in the pulse width HL continuously measurement mode, CNTR ${ }_{1}$ interrupt request is generated at both rising and falling edges of CNTR ${ }_{1}$ pin input signal regardless of the setting of CNTR 1 active edge switch bit.

### 2.3 Timer 1

This paragraph explains the registers setting method and the notes relevant to the timer 1 .

### 2.3.1 Memory map



Fig. 2.3.1 Memory map of registers relevant to timer 1

### 2.3.2 Relevant registers



Fig. 2.3.2 Structure of Prescaler 1

## Timer 1



Timer 1 (T1) [Address : 29 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of timer 1. <br> -The value set in this register is written to both timer 1 and timer 1 latch at the same time. <br> -When this register is read out, the timer 1's count value is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 0 | 0 | $\bigcirc$ |
| 4 |  | 0 | 0 | $\bigcirc$ |
| 5 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.3.3 Structure of Timer 1

MISRG
b7 b6 b5 b4 b3 b2 b1 b0


Note: "0" at normal reset
" 1 " at reset by detecting the oscillation stop

Fig. 2.3.4 Structure of MISRG

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.3.5 Structure of Interrupt request register 2

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 1 | Timer Z interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 2 | Timer A interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 3 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | $\bigcirc$ |
| 4 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | $\bigcirc$ |
| 5 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | 0 | $\times$ |

Fig. 2.3.6 Structure of Interrupt control register 2

### 2.3.3 Timer 1 operation description

Timer 1 always operates in the timer mode.
Prescaler 1 counts the selected count source. Each time the count clock is input, the contents of Prescaler 1 is decremented by 1.
When the contents of Prescaler 1 reach " $00_{16}$ ", an underflow occurs at the next count clock, and the prescaler 1 latch is reloaded into Prescaler 1 and count continues. The division ratio of Prescaler 1 is 1 / $(n+1)$ provided that the value of Prescaler 1 is $n$.
The contents of Timer 1 is decremented by 1 each time the underflow signal of Prescaler 1 is input. When the contents of Timer 1 reach " $00_{16}$ ", an underflow occurs at the next count clock, and the timer 1 latch is reloaded into Timer 1 and count continues. The division ratio of Timer 1 is $1 /(m+1)$ provided that the value of Timer 1 is $m$. Accordingly, the division ratio of Prescaler 1 and Timer 1 is provided as follows that the value of Prescaler 1 is n and the value of Timer 1 is m .
Division ratio $=\frac{1}{(n+1) \times(m+1)}$
Timer 1 cannot stop counting by software.
Also, when timer 1 underflows, the timer 1 interrupt request bit is set to " 1 ".

### 2.3.4 Notes on timer 1

Note on using timer 1 is described below.
(1) Notes on set of the oscillation stabilizing time

Timer 1 can be used to set the oscillation stabilizing time after release of the STP instruction. The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/ "not set automatically" by the oscillation stabilizing time set bit after release of the STP instruction of MISRG. When " 0 " is set to this bit, " 0116 " is set to timer 1 and " $F F_{16}$ " is set to prescaler 1 automatically. When " 1 " is set to this bit, nothing is set to timer 1 and prescaler 1 . Therefore, set the wait time according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.

### 2.4 Timer X

This paragraph explains the registers setting method and the notes relevant to the timer X .

### 2.4.1 Memory map



Fig. 2.4.1 Memory map of registers relevant to timer X

### 2.4.2 Relevant registers

## Port P0 direction register



Port P0 direction register (POD) [Address : 01 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P0 direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | 0 |
| 1 |  | 0 : Port Pi 1 input mode <br> 1 : Port Pi 1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode 1 : Port Piz output mode | 0 | $\times$ | 0 |
| 3 |  | 0 : Port Рiз input mode <br> 1 : Port Рiз output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | 0 |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pi5 output mode | 0 | $\times$ | 0 |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | $\bigcirc$ |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Pi7 output mode | 0 | $\times$ | 0 |

Fig. 2.4.2 Structure of Port P0 direction register


Fig. 2.4.3 Structure of Port P1 direction register

## Timer X mode register

b7 b6 b5 b4 b3 b2 b1 b0
Timer X mode register (TXM) [Address : 2B 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer X operating mode bits | b1 b0 <br> 00 :Timer mode <br> 01 : Pulse output mode <br> 10 : Event counter mode <br> 11 : Pulse width measurement mode | 0 | O | $\bigcirc$ |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | CNTRo active edge switch bit | The function depends on the operating mode. <br> (Refer to Table 2.4.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Timer X count stop bit | 0 : Count start <br> 1: Count stop | 0 | 0 | $\bigcirc$ |
| 4 | $\mathrm{P} 03 / \mathrm{TXOUT}$ output valid bit | 0 : Output invalid (I/O port) <br> 1: Output valid (Inverted CNTR 0 output) | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | 0 | $\times$ |

Fig. 2.4.4 Structure of Timer $X$ mode register
Table 2.4.1 CNTR ${ }^{2}$ active edge switch bit function

| Timer X operating modes |  | CNTR 0 active edge switch bit (bit 2 of address $2 \mathrm{~B}_{16}$ ) contents |
| :---: | :---: | :---: |
| Timer mode | "0" | CNTR 0 interrupt request occurrence: Falling edge  <br>  ; No influence to timer count |
|  | "1" | CNTRo interrupt request occurrence: Rising edge <br> ; No influence to timer count |
| Pulse output mode | "0" | Pulse output start: Beginning at " H " level CNTR 0 interrupt request occurrence: Falling edge |
|  | "1" | Pulse output start: Beginning at "L" level CNTRo interrupt request occurrence: Rising edge |
| Event counter mode | "0" | Timer X: Rising edge count CNTR0 interrupt request occurrence: Falling edge |
|  |  | Timer X: Falling edge count CNTR 0 interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0" | Timer X: "H" level width measurement CNTRo interrupt request occurrence: Falling edge |
|  | "1" | Timer X: "L" level width measurement CNTRo interrupt request occurrence: Rising edge |

## Prescaler X

b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0
Prescaler X (PREX) [Address: 2C 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of prescaler X. <br> -The value set in this register is written to both prescaler X and the prescaler X latch at the same time. <br> -When this register is read out, the count value of the prescaler X is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | 0 |
| 6 |  | 1 | $\bigcirc$ | 0 |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.4.5 Structure of Prescaler X


Fig. 2.4.6 Structure of Timer X

Timer count source set register
b7 b6 b5 b4 b3 b2 b1 b0


Timer count source set register (TCSS) [Address : 2E16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer X count source selection bits | b1 b0 <br> $00: f(\mathrm{XIN}) / 16$ <br> 01 : f(Xin)/2 <br> $10: f($ Xin $)($ Note 1) <br> 11 : Not available | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Timer Y count source selection bits | b3 b2 <br> 00 : f(Xin)/16 <br> 01 : f(Xin)/2 <br> 10 : On-chip oscillator output (Note 2) <br> 11 : Not available | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 |  |  | 0 | $\bigcirc$ | 0 |
| 4 | Timer Z count source selection bits |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 0 | $\bigcirc$ | 0 |
| 6 | Fix this bit to "0". |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |

Notes 1: $f($ XIN $)$ can be used as timer $X$ count source only when using a ceramic oscillator or on-chip oscillator.
Do not use it at RC oscillation.
2: System operates using an on-chip oscillator as a count source by setting the on-chip oscillator to oscillation enabled by bit 3 of CPUM.

Fig. 2.4.7 Structure of Timer count source set register

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address: 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Serial I/O1 receive <br> interrupt request bit | $0:$ No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 1 | Serial I/O1 transmit interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 3 | INT 1 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 4 | Key-on wake up interrupt <br> request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 6 | CNTR 1 interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> $1:$ Interrupt request issued | 0 | 0 | $*$ |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.4.8 Structure of Interrupt request register 1

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Serial I/O1 receive <br> interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | Serial I/O1 transmit interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | INTo interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | INT 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | Key-on wake up interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTR interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | CNTR 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Timer X interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |

Fig. 2.4.9 Structure of Interrupt control register 1

### 2.4.3 Timer mode

## (1) Operation description

Prescaler $X$ counts the selected count source by the timer $X$ count source selection bits. Each time the count clock is input, the contents of Prescaler $X$ is decremented by 1. When the contents of Prescaler $X$ reach " $00_{16 ", ~ a n ~ u n d e r f l o w ~ o c c u r s ~ a t ~ t h e ~ n e x t ~ c o u n t ~ c l o c k, ~ a n d ~ t h e ~ p r e s c a l e r ~} X$ latch is reloaded into Prescaler $X$ and count continues. The division ratio of Prescaler $X$ is $1 /(n+1)$ provided that the value of Prescaler $X$ is $n$.
The contents of Timer $X$ is decremented by 1 each time the underflow signal of Prescaler $X$ is input. When the contents of Timer $X$ reach " 0016 ", an underflow occurs at the next count clock, and the timer $X$ latch is reloaded into Timer $X$ and count continues. The division ratio of Timer $X$ is $1 /(m+1)$ provided that the value of Timer $X$ is $m$. Accordingly, the division ratio of Prescaler $X$ and Timer $X$ is provided as follows that the value of Prescaler $X$ is $n$ and the value of Timer $X$ is $m$.
Division ratio $=\frac{(n+1) \times(m+1)}{(n)}$

Timer $X$ can stop counting by setting " 1 " to the timer $X$ count stop bit.
Also, when Timer $X$ underflows, the timer $X$ interrupt request bit is set to " 1 ".
(2) Timer mode setting method

Figure 2.4.10 shows the setting method for timer mode of timer X .

Process 1: Disable timer X interrupt.


Process 2: Set timer X mode register.


Timer X mode register (TXM) [Address 2B16]
Timer mode
Timer X count stop

Process 3: Set timer count source set register.


Timer count source set register (TCSS) [Address 2E16]
Timer X count source selection bits
b1 bo
$00: f(X \operatorname{IN}) / 16$
$01: f(X I N) / 2$
$10: f(X I N)$ (Note)
1 1: Not available
Note: $\mathrm{f}(\mathrm{XIN})$ can be used only when a ceramic resonator or an on-chip oscillator is used. Do not use $\mathrm{f}(\mathrm{Xin})$ at RC oscillation.

Process 4: Set the count value to timer $X$.

- Set the count value to prescaler $X$ and timer $X$


Process 5: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer X interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No timer X interrupt request issued

Process 6: When timer X interrupt is used, set "1" (interrupt enabled) to the timer X interrupt enable bit.
 Interrupt control register 1 (ICON1) [Address 3E16]
Timer X interrupt enabled

Process 7: Start counting of timer X .


Fig. 2.4.10 Setting method for timer mode

## (3) Application example of timer mode

Outline: The input clock is divided by the timer so that the clock is counted up every 250 ms intervals.
Specifications: •The $f\left(X_{ı n}\right)=4.19 \mathrm{MHz}\left(2^{22} \mathrm{~Hz}\right)$ is divided by timer X .
-The clock is counted up in the timer X interrupt processing routine (timer X interrupt occurs every 250 ms ).

- Operation clock: $f\left(X_{\text {IN }}\right)=4.19 \mathrm{MHz}$, high-speed mode

Figure 2.4.11 shows the connection of timer and setting of division ratio and Figure 2.4.12 shows an example of control procedure.


Fig. 2.4.11 Connection of timer and setting of division ratio


Notes 1: For the concrete time, ask the oscillator manufacture 2: About $250 \mathrm{~ms}=1 / 4.19 \mathrm{MHz} \times 16 \times(\mathrm{FF} 16+1) \times(\mathrm{FF} 16+1)$

Timer X Prescaler X Timer X division ratio setting value setting value


X : This bit is not used here. Set it to " 0 " or " 1 " arbitrary.



Fig. 2.4.12 Example of control procedure

### 2.4.4 Pulse output mode

(1) Operation description

In the pulse output mode, the waveform whose polarity is inverted each time timer X underflows is output from the $\mathrm{P} 1_{4 /}$ CNTR 0 pin.
The output level of CNTRo pin can be selected by the CNTRo active edge switch bit. When the CNTRo active edge switch bit is " 0 ", the output of CNTRo pin is started at " H " level. When this bit is " 1 ", the output is started at "L" level.
Also, the inverted waveform of pulse output from CNTRo pin can be output from TXout pin by setting "1" to the $\mathrm{PO}_{3} / \mathrm{TX}$ Хот output valid bit.
When using a timer in this mode, set the port $\mathrm{P} 1_{4}$ and $\mathrm{P} 0_{3}$ direction registers to output mode.
Timer $X$ can stop counting by setting " 1 " to the timer $X$ count stop bit.
Also, when Timer $X$ underflows, the timer $X$ interrupt request bit is set to " 1 ".
(2) Pulse output mode setting method

Figure 2.4 .13 and Figure 2.4 .14 show the setting method for pulse output mode of timer X.

Process 1: Disable timer X interrupt.


Process 2: Set timer X mode register.


Timer X mode register (TXM) [Address 2B16]
Pulse output mode
CNTRo active edge switch
0 : Output is started at "H" level
1: Output is started at " $L$ " level
Timer X count stop
POз/TXout output
0 : Output invalid (I/O port)
1: Output valid (inverted CNTRo output)

Process 3: Set the CNTRo pin to the output mode.


Process 4: Set the TXout pin as the output mode when TXOUT output is valid.


Port P0 direction register (POD) [Address 0116]
Let the $\mathrm{PO}_{3} / \mathrm{TX}$ OUT pin to the output mode

Fig. 2.4.13 Setting method for pulse output mode (1)

Process 5: Set timer count source set register.


Timer count source set register (TCSS) [Address 2E16]
Timer $X$ count source selection bits
b1 b0
$00: f(X \mid N) / 16$
0 1: f(XIN)/2
$10: f(X I N)$ (Note)
1 1: Not available
Note: $f(X I N)$ can be used only when a ceramic resonator or an on-chip oscillator is used. Do not use $f(X i n)$ at RC oscillation.

Process 6: Set the count value to timer X .

- Set the count value to prescaler $X$ and timer $X$


Process 7: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer X interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No timer X interrupt request issued

Process 8: When the interrupt is used, set " 1 " (interrupt enabled) to the timer X interrupt enable bit.


Process 9: Start counting of timer X .


Fig. 2.4.14 Setting method for pulse output mode (2)

## (3) Application example of pulse output mode

Outline: The pulse output mode of timer $X$ is used for a piezoelectric buzzer output.
Specifications: The rectangular waveform which is clock $f\left(X_{i n}\right)=4 \mathrm{MHz}$ divided up to 4 kHZ is output from the $\mathrm{P} 1_{4} /$ CNTRo pin.
The level of the $\mathrm{P} 1_{4} /$ CNTRo pin is fixed to " H " while a piezoelectric buzzer output is stopped.
Operation clock: $f\left(X_{\text {In }}\right)=4 \mathrm{MHz}$, double-speed mode

Figure 2.4.15 shows an example of a peripheral circuit, Figure 2.4 .16 shows the connection of timer and setting of the division ratio, and Figure 2.4 .17 shows an example of control procedure.


Fig. 2.4.15 Example of peripheral circuit


Fig. 2.4.16 Connection of timer and setting of division ratio


Fig. 2.4.17 Example of control procedure

### 2.4.5 Event counter mode

(1) Operation description

The timer $X$ counts signals input from the $P 1_{4} /$ CNTRo pin.
Except for this, the operation in event counter mode is the same as in timer mode.
The active edge of CNTRo pin input signal can be selected from rising or falling by the CNTR 0 active edge switch bit.
Timer $X$ can stop counting by setting " 1 " to the timer $X$ count stop bit.
Also, when Timer $X$ underflows, the timer $X$ interrupt request bit is set to " 1 ".
(2) Event counter mode setting method

Figure 2.4.18 and Figure 2.4.19 show the setting method for event counter mode of timer X.

Process 1: Disable timer X interrupt and CNTRo interrupt.


Process 2: Set the CNTRo pin to the input mode.


Process 3: Set timer X mode register.


Process 4: Set timer count source set register.


Note: $f($ Xin $)$ can be used only when a ceramic oscillator or an on-chip oscillator is used.
Do not use $f($ Xin) at RC oscillation.

Fig. 2.4.18 Setting method for event counter mode (1)

Process 5: Set the count value to timer X .

- Set the count value to prescaler $X$ and timer $X$


Process 6: In order not to execute the no requested interrupt processing, set "0" (no requested) to the timer X interrupt request bit and CNTR1 interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No CNTRo interrupt request is issued
No timer X interrupt request issued

Process 7: When the interrupt is used, set " 1 " (interrupt enabled) to the timer X interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]
CNTRo interrupt enabled
Timer X interrupt enabled

Process 8: Start counting of timer X.


Fig. 2.4.19 Setting method for event counter mode (2)

## (3) Application example of event counter mode

Outline: Pulses generated corresponding to the water flow rate are counted for a fixed period ( 100 ms ), and the water flow rate during this period is calculated.
Specifications: Pulses generated corresponding to the water flow rate are input to the P14/CNTRo pin and counted using timer $X$.
The contents of timer $X$ are read in the timer $Y$ interrupt processing routine generated after 100 ms from the start of counting pulses, and the water flow rate during 100 ms is calculated.
Operation clock: $f\left(X_{i n}\right)=8 \mathrm{MHz}$, high-speed mode

Figure 2.4.20 shows an example of peripheral circuit, Figure 2.4 .21 shows the method of measuring water flow rate, and Figure 2.4.21 shows an example of control procedure.


Fig. 2.4.20 Example of peripheral circuit


- Flow rate during $100 \mathrm{~ms}=($ FF16-read value of timer X$) \times$ flow rate per pulse

Fig. 2.4.21 Method of measuring water flow rate


Note : $100 \mathrm{~ms}=1 / 8 \mathrm{MHz} \times 16 \times(\mathrm{C} 716+1) \times(\mathrm{F9} 16+1)$

| Timer Y | Prescaler Y | Timer Y |
| ---: | :--- | :--- |
| division | setting | primary |
| ratio | value | setting |
|  |  | value |

Fig. 2.4.22 Example of control procedure

### 2.4.6 Pulse width measurement mode

(1) Operation description

In the pulse width measurement mode, the pulse width of the signal input to $\mathrm{P} 1_{4} / \mathrm{CNTR}$ pin is measured.
The operation of Timer $X$ can be controlled by the level of the signal input from the CNTRo pin. When the CNTRo active edge switch bit is " 0 ", the signal selected by the timer $X$ count source selection bit is counted while the input signal level of CNTRo pin is "H". The count is stopped while the pin is "L". Also,
when the CNTR ${ }_{0}$ active edge switch bit is " 1 ", the signal selected by the timer $X$ count source selection bit is counted while the input signal level of CNTRo pin is " $L$ ". The count is stopped while the pin is "H".
Timer $X$ can stop counting by setting " 1 " to the timer $X$ count stop bit.
Also, when Timer $X$ underflows, the timer $X$ interrupt request bit is set to " 1 ".
(2) Pulse width HL continuously measurement mode setting method

Figure 2.4.23 and Figure 2.4.24 show the setting method for pulse width measurement mode of timer X.

Process 1: Disable timer X interrupt and CNTRo interrupt.


Process 2: Set the CNTRo pin to the input mode.


Port P1 direction register (P1D) [Address 0316]
Set the $\mathrm{P} 14 / \mathrm{CNTRo}$ pin to the input mode

Process 3: Set timer X mode register.


Timer X mode register (TXM) [Address 2B16]
Pulse width measurement mode
CNTRo active edge switch
0 : "H" level width measurement
1: "L" level width measurement
Timer X count stop

Process 4: Set timer $X$ count source.


Note: $f(\mathrm{XIN})$ can be used only when a ceramic resonator or an on-chip oscillator is used. Do not use $f(X i n)$ at RC oscillation.

Fig. 2.4.23 Setting method for pulse width measurement mode (1)

Process 5: Set the count value to timer X .

- Set the initial value to prescaler $X$ and timer $X$


Process 6: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer X interrupt request bit and CNTRo interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No CNTRo interrupt request is issued
No timer X interrupt request issued

Process 7: When the interrupt is used, set " 1 " (interrupt enabled) to the timer X interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]
CNTRo interrupt enabled
Timer X interrupt enabled

Process 8: Start counting of timer X .


Timer X mode register (TXM) [Address 2B16]
Timer X count start

Fig. 2.4.24 Setting method for pulse width measurement mode (2)

## (3) Application example of pulse width measurement mode

Outline: "H" level width of pulse input to P14/CNTRo pin is counted.
Specifications: The "H" level width of a FG pulse input to the P14/CNTRo pin is counted. An underflow is detected by the timer X interrupt. The completion of " H " level of input pulse is detected by the CNTRo interrupt.
Operation clock: $f(X i n)=4.19 \mathrm{MHz}$, high-speed mode
Example: When $f\left(X_{i n}\right)=4.19 \mathrm{MHz}$, the count source becomes $3.8 \mu$ s divided by 16 . Measurement can be made up to 250 ms in the range of "FFFF ${ }_{16}$ " to " $0000{ }_{16}$ ".

Figure 2.4.25 shows a connection of the timer and setting of the division ratio. Figure 2.4 .26 shows an example of control procedure.


Fig. 2.4.25 Connection of timer and setting of division ratio


Fig. 2.4.26 Example of control procedure

### 2.4.7 Notes on timer X

Notes on using each mode of timer X are described below.

## (1) Count source

(1) $f\left(X_{\text {IN }}\right)$ can be used only when a ceramic oscillator or an on-chip oscillator is used. Do not use $f\left(X_{i n}\right)$ at RC oscillation.
(2) Pulse output mode
(1) In order to use CNTRo pin, set "1" to bit 4 of the port P1 direction register (output mode).
(2) In order to use TXout pin, set "1" to bit 3 of the port P0 direction register (output mode).
(3) CNTRo interrupt active edge depends on the CNTRo active edge switch bit. When this bit is " 0 ", the CNTR ${ }^{2}$ interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTR ${ }_{0}$ interrupt request bit is set to " 1 " at the rising edge of CNTRo pin input signal.
(3) Pulse width measurement mode
(1) In order to use CNTRo pin, set "1" to bit 4 of the port P1 direction register (output mode).
(2) CNTR 0 interrupt active edge depends on the CNTR 0 active edge switch bit. When this bit is " 0 ", the CNTR $R_{0}$ interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTR $R_{0}$ interrupt request bit is set to " 1 " at the rising edge of CNTR 0 pin input signal.

### 2.5 Timer Y and timer Z

This paragraph explains the registers setting method and the notes relevant to the timer Y and timer Z .

### 2.5.1 Memory map



Fig. 2.5.1 Memory map of registers relevant to timer Y and timer Z

### 2.5.2 Relevant registers

## Port P0 direction register

b7 b6 b5 b4 b3 b2 b1 b0


Port P0 direction register (P0D) [Address : 01 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P0 direction register | 0 : Port Pio input mode 1 : Port Pio output mode | 0 | $\times$ | $\bigcirc$ |
| 1 |  | 0 : Port Pit input mode <br> 1 : Port Pi 1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port Piз input mode 1 : Port Piz output mode | 0 | $\times$ | 0 |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | 0 |
| 5 |  | 0 : Port Pi5 input mode <br> 1 : Port Pi5 output mode | 0 | $\times$ | 0 |
| 6 |  | 0 : Port Pis input mode 1 : Port Pi6 output mode | 0 | $\times$ | 0 |
| 7 |  | 0 : Port Pi7 input mode 1 : Port Pi7 output mode | 0 | $\times$ | 0 |

Fig. 2.5.2 Structure of Port P0 direction register

## Port P3 direction register

b7 b6 b5 b4 b3 b2 b1 b0


Port P3 direction register (P3D) [Address : $07{ }^{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P3 direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | 0 |
| 1 |  | 0 : Port Pit input mode <br> 1 : Port Pi 1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Piz input mode <br> 1 : Port Pi2 output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port Pis input mode <br> 1 : Port Pis output mode | 0 | $\times$ | 0 |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | 0 |
| 5 |  | 0 : Port Pi5 input mode <br> 1 : Port Pi5 output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | 0 |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Pi7 output mode | 0 | $\times$ | $\bigcirc$ |

Note: The 32-pin package versions have nothing to be allocated for the following: -Bits 5 and 6 of P3D.

Fig. 2.5.3 Structure of Port P3 direction register

## Pull-up control register

b7 b6 b5 b4 b3 b2 b1 b0


Pull-up control register (PULL) [Address : $16{ }^{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | P0o pull-up control bit | 0 : Pull-up Off | 0 | $\bigcirc$ | O |
| 1 | P01 pull-up control bit | 0 : Pull-up Off <br> 1 : Pull-up On | 0 | $\bigcirc$ | O |
| 2 | P02, P 03 pull-up control bit | 0 : Pull-up Off <br> 1 : Pull-up On | 0 | $\bigcirc$ | 0 |
| 3 | $\mathrm{PO}_{4}$ - P 077 pull-up control bit | 0 : Pull-up Off <br> 1 : Pull-up On | 0 | $\bigcirc$ | 0 |
| 4 | P3o - P3з pull-up control bit | $\begin{array}{\|l\|} \hline 0 \text { : Pull-up Off } \\ 1 \text { : Pull-up On } \end{array}$ | 0 | 0 | 0 |
| 5 | P34 pull-up control bit | $\begin{aligned} & \hline 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | 0 |
| 6 | P35, P36 pull-up control bit | 0 : Pull-up Off <br> 1 : Pull-up On | 0 | 0 | 0 |
| 7 | P37 pull-up control bit | 0 : Pull-up Off <br> 1 : Pull-up On | 0 | 0 | $\bigcirc$ |

Notes 1: Pins set to output are disconnected from the pull-up control.
2: Keep setting the P35, P36 pull-up control bit to "1" (initial value: 0 ) for the 32-pin package versions.

Fig. 2.5.4 Structure of Pull-up control register

Port P1P3 control register
b7 b6 b5 b4 b3 b2 b1 b0
Port P1P3 control register (P1P3C) [Address : 17 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | P37/INTo input level selection bit | 0 : CMOS level <br> 1 : TTL level | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | P36/INT 1 input level selection bit (Note) | 0 : CMOS level <br> 1 : TTL level | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | P10, P12, P1 ${ }_{3}$ input level selection bit | 0 : CMOS level <br> 1: TTL level | 0 | $\bigcirc$ | 0 |
| 3 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 4 |  |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Note: Keep setting the P36/INT1 input level selection bit to "0" (initial value) for the 32-pin package version.

Fig. 2.5.5 Structure of Port P1P3 control register

Timer $Y, Z$ mode register b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0


Note: When modes other than the timer mode, set these bits to " 1 ".
Fig. 2.5.6 Structure of Timer Y, Z mode register


Fig. 2.5.7 Structure of Prescaler Y, Prescaler Z

Timer Y secondary, Timer $Z$ secondary
b7 b6 b5 b4 b3 b2 b1 b0


Timer Y secondary, Timer Z secondary (TYS, TZS) [Address : 22 16, 2616]


Fig. 2.5.8 Structure of Timer Y secondary, Timer Z secondary

Timer Y primary, Timer Z primary
b7 b6 b5 b4 b3 b2 b1 b0


Timer Y primary, Timer Z primary (TYP, TZP) [Address : 23 16, 2716]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of the corresponding timer. <br> -When the corresponding timer is stopped, the value set in this register is written to both the corresponding primary latch and the corresponding timer at the same time. <br> -When the corresponding timer is operating, the value set in this register is written as follows; timer write control bit $=0$ : the value is written to both the corresponding primary latch and the corresponding timer at the same time. timer write control bit $=1$ : the value is written to the corresponding primary latch. -When these bits are read out, the count value of the corresponding timer is read out (Note). | 1 | $\bigcirc$ | O |
| 1 |  | 1 | $\bigcirc$ | O |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | 0 | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | 0 | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Note: The primary count value is read out at the primary interval, the secondary count value is read out at the secondary interval.

Fig. 2.5.9 Structure of Timer Y primary, Timer Z primary

Timer $\mathrm{Y}, \mathrm{Z}$ waveform output control register


Timer Y, Z waveform output control register (PUM) [Address : 24 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y primary waveform extension control bit | 0 : Waveform not extended <br> 1: Waveform extended | 0 | O | $\bigcirc$ |
| 1 | Timer Y secondary waveform extension control bit | 0 : Waveform not extended <br> 1 : Waveform extended | 0 | O | $\bigcirc$ |
| 2 | Timer Z primary waveform extension control bit | 0 : Waveform not extended <br> 1 : Waveform extended | 0 | O | O |
| 3 | Timer Z secondary waveform extension control bit | 0 : Waveform not extended <br> 1: Waveform extended | 0 | 0 | $\bigcirc$ |
| 4 | Timer Y output level latch | $\begin{aligned} & 0 \text { : "L" output } \\ & 1 \text { : "H" output } \end{aligned}$ | 0 | 0 | 0 |
| 5 | Timer Z output level latch | 0 : "L" output <br> 1 : "H" output | 0 | 0 | O |
| 6 | INTo pin one-shot trigger control bit (Note) | 0 : INTo pin one-shot trigger invalid <br> 1 : INTo pin one-shot trigger valid | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | INTo pin one-shot trigger active edge selection bit (Note) | 0 : Falling edge trigger <br> 1 : Rising edge trigger | 0 | $\bigcirc$ | $\bigcirc$ |

Note: Stop timer Z to change the values of these bits.

Fig. 2.5.10 Structure of Timer Y, Z waveform output control register

One-shot start register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.5.11 Structure of One-shot start register

Timer count source set register
b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: $f($ XIN $)$ can be used as timer $X$ count source only when using a ceramic oscillator or on-chip oscillator.
Do not use it at RC oscillation.
2: System operates using an on-chip oscillator as a count source by setting the on-chip oscillator to oscillation enabled by bit 3 of CPUM.

Fig. 2.5.12 Structure of Timer count source set register

Interrupt edge selection register
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt edge selection register (INTEDGE) [Address: 3A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | O | $\bigcirc$ |
| 1 | INT1 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | 0 | $\times$ |
| 3 |  |  | 0 | $\bigcirc$ | $\times$ |
| 4 |  |  | 0 | 0 | $\times$ |
| 5 |  |  | 0 | 0 | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 | P0o key-on wakeup enable bit | 0 : Key-on wakeup enabled <br> 1 : Key-on wakeup disabled | 0 | 0 | 0 |

Fig. 2.5.13 Structure of Interrupt edge selection register

CPU mode register
b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: The bit can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. However, by reset the bit is initialized and can be rewritten, again.
(It is not disable to write any data to the bit for emulator MCU "M37540RSS".)
2: These bits are used only when a ceramic oscillation is selected.
Do not use these when an RC oscillation is selected.
Fig. 2.5.14 Structure of CPU mode register


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 1 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT 1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 4 | Key-on wake up interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 6 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.5.15 Structure of Interrupt request register 1

## Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.5.16 Structure of Interrupt request register 2

Interrupt control register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 1 | Serial I/O1 transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | $\bigcirc$ |
| 3 | $\mathrm{INT}_{1}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Key-on wake up interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.5.17 Structure of Interrupt control register 1

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | Timer Z interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Timer A interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 4 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Fig. 2.5.18 Structure of Interrupt control register 2

### 2.5.3 Timer mode (timer Y and timer Z )

The basic operation of Timer Y and Timer Z are the same. In this section, Timer Y is explained.

## (1) Operation description

Prescaler Y counts the count source selected by the timer $Y$ count source selection bits. Each time the count clock is input, the contents of Prescaler $Y$ is decremented by 1.
When the contents of Prescaler Y reach "0016", an underflow occurs at the next count clock, and the prescaler $Y$ latch is reloaded into Prescaler $Y$ and count continues. The division ratio of Prescaler Y is $1 /(\mathrm{n}+1)$ provided that the value of Prescaler Y is n .
The contents of Timer Y is decremented by 1 each time the underflow signal of Prescaler Y is input. When the contents of Timer $Y$ reach " $00_{16}$ ", an underflow occurs at the next count clock, and the timer $Y$ primary latch is reloaded into Timer $Y$ and count continues.
(In the timer mode, the contents of timer $Y$ primary latch is counted. Timer $Y$ secondary latch is not used in this mode.)
The division ratio of Timer Y is $1 /(m+1)$ provided that the value of Timer Y is m . Accordingly, the division ratio of Prescaler Y and Timer Y is provided as follows that the value of Prescaler Y is n and the value of Timer Y is m .
Division ratio $=\frac{1}{(n+1) \times(m+1)}$
In the timer mode, writing to "latch only" or "latches and Prescaler $Y$ and timer $Y$ primary" can be selected by the setting value of the timer Y write control bit.

Timer $Y$ can stop counting by setting "1" to the timer $Y$ count stop bit.
Also, when timer $Y$ underflows, the timer $Y$ interrupt request bit is set to "1".
Timer $Y$ reloads the value of latch when counting is stopped by the timer count stop bit.
(When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)
(2) Timer mode setting method

Figure 2.5.19 shows the setting method for timer mode of Timer Y. When Timer $Z$ is used, registers are set by the same method.

Process 1: Disable timer Y interrupt.


```
Timer Y interrupt disabled
```

Process 2: Set timer $\mathrm{Y}, \mathrm{Z}$ mode register.


Process 3: Set timer Y count source (Note 1)


Notes 1: For timer $Z, f(X i N), f(X i n) / 2$, or timer $Y$ underflow can be selected.
2: Set the on-chip oscillator oscillation to be enabled by bit 3 (on-chip oscillator oscillation control bit) of CPU mode register.

Process 4: Set the count value to timer Y .

- Set the count value to prescaler Y and timer Y primary


Note: In the timer mode, the timer $Y$ secondary is not used.

Process 5: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer Y interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer Y interrupt request issued

Process 6: When timer Y interrupt is used, set "1" (interrupt enabled) to the timer Y interrupt enable bit.


Interrupt control register 2 (ICON2) [Address 3F16]
Timer Y interrupt enabled

Process 7: Start counting of timer Y.
 Timer Y, Z mode register (TYZM) [Address 2016]

Timer Y count start
Fig. 2.5.19 Setting method for timer mode

## (3) Application example of timer mode

Outline: Pulses generated corresponding to the water flow rate are counted for a fixed period ( 100 ms ), and the water flow rate during this period is calculated.
Specifications: Pulses generated corresponding to the water flow rate are input to the $\mathrm{P} 1_{4} /$ CNTR $_{1}$ pin and counted using timer $X$.
The contents of timer $X$ are read in the timer $Y$ interrupt processing routine generated after 100 ms from the start of counting pulses, and the water flow rate during 100 ms is calculated.
Operation clock: $f\left(X_{i n}\right)=8 \mathrm{MHz}$, high-speed mode
Figure 2.5.20 shows an example of peripheral circuit, Figure 2.5 .21 shows the method of measuring water flow rate, and Figure 2.5 .21 shows an example of control procedure.


Fig. 2.5.20 Example of peripheral circuit


- Flow rate during $100 \mathrm{~ms}=($ FF16-read value of timer Y$) \times$ flow rate per pulse

Fig. 2.5.21 Method of measuring water flow rate



Note : $100 \mathrm{~ms}=1 / 8 \mathrm{MHz} \times 16 \times(\mathrm{C} 716+1) \times(\mathrm{F} 916+1)$

| Timer $Y$ | Prescaler $Y$ | Timer $Y$ <br> division <br> ratio |
| ---: | :--- | :--- |
|  | setting | primary <br> setting |
|  |  | value |

Fig. 2.5.22 Example of control procedure

### 2.5.4 Programmable waveform generation mode (timer $Y$ and timer $Z$ )

The basic operation of Timer $Y$ and Timer $Z$ are the same. In this section, Timer $Y$ is explained.

## (1) Operation description

In the programmable waveform generation mode, timer counts the setting value of timer Y primary (TYP) and the setting value of timer Y secondary (TYS) alternately, the waveform whose polarity is inverted each time Timer Y underflows is output from $\mathrm{P} 0_{1} / \mathrm{TY}$ оut pin.
When using this mode, be sure to set "1" to the timer Y write control bit to select "write to latch only". Also, set the port P 01 direction registers to output mode.
The active edge of output waveform is set by the timer $Y$ output level latch. When " 0 " is set to the timer Y output level latch, "H" interval by the setting value of TYP or " L " interval by the setting value of TYS is output alternately. When " 1 " is set to the timer $Y$ output level latch, " $L$ " interval by the setting value of TYP or "H" interval by the setting value of TYS is output alternately.
Also, in this mode, the primary interval and the secondary interval of the output waveform can be extended respectively for 0.5 cycle of timer count source clock by setting the timer Y primary waveform extension control bit (b2) and the timer Y secondary waveform extension control bit (b3) of PUM to "1". As a result, the waveforms of more accurate resolution can be output.
When b2 and b3 of PUM are used, the frequency and duty of the output waveform are as follows;
Waveform frequency: FYOUT $=\frac{2 \times(\text { TMYCL })}{(2 \times(\text { TYP }+1)+\text { EXPYP })+(2 \times(\mathrm{TYS}+1)+\mathrm{EXPYS}))}$
Duty: DYOUT $=\frac{2 \times(T Y P+1)+E X P Y P}{(2 \times(T Y P+1)+E X P Y P)+(2 \times(T Y S+1)+E X P Y S))}$

TMYCL: Timer Y count source (frequency)
TYP: Timer Y primary
TYS: Timer Y secondary
EXPYP (1 bit): Timer Y primary waveform extension control bit
EXPYS (1 bit): Timer Y secondary waveform extension control bit

In the programmable waveform generation mode, when values of the TYP, TYS, EXPYP and EXPYS are changed, the output waveform is changed at the beginning (timer Y primary waveform interval) of waveform period.
When the count values are changed, set values to the TYS, EXPYP and EXPYS first. After then, set the value to TYP. The values are set all at once at the beginning of the next waveform period when the value is set to TYP. (When writing at timer stop is executed, writing to TYP at last is required.) Timer $Y$ can stop counting by setting "1" to the timer $Y$ count stop bit.
Also, when timer $Y$ underflows, the timer $Y$ interrupt request bit is set to " 1 ".
Timer $Y$ reloads the value of latch when counting is stopped by the timer $Y$ count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

Notes 1: In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP because the setting to them is executed all at once by writing to TYP. Even when changing TYP is not required, write the same value again.
2: In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer underflow during the secondary interval simultaneously.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer $Y$ interrupt.
Writing is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary and a secondary setting values, and primary write timing, it may be impossible.)
3: The waveform extension function by the timer $Y$ waveform extension control bits can be used only when " $00_{16 \text { " }}$ is set to Prescaler Y.
When the value other than " $00_{16}$ " is set to Prescaler Y, be sure to set " 0 " to EXPYP and EXPYS.
The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler $Z$. When the value other than " 0016 " is set to Prescaler Z, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer Y underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
4: When using this mode, be sure to set " 1 " to the timer Y write control bit to select "write to latch only".
5: When TYS is read out, the undefined value is read out. However, while timer Y counts the setting value of TYS, the count value during the secondary interval can be obtained by reading the timer $Y$ primary.
6: In order to use TYout pin, set "1" to bit 1 of the port P0 direction register (output mode).
Figure 2.5 .23 shows the timing diagram of the programmable waveform generation mode.

- When " 0316 " is set to TYP and " 0216 " is set to TYS.


Notes 1: In this case, timer Y primary waveform is not extended, timer $Y$ secondary waveform is extended. 2: In this time, " 0 " is written to the timer Y interrupt request bit or the timer Y interrupt request bit is cleared to " 0 " by accepting the timer Y interrupt request.

Fig. 2.5.23 Timing diagram of programmable waveform generation mode

## (2) Programmable waveform generation mode setting method

Figure 2.5.24 and Figure 2.5 .25 show the setting method for programmable waveform generation mode of timer Y .
When timer $Z$ is used, registers are set by the same method.

Process 1: Disable timer Y interrupt.
 Interrupt control register 2 (ICON2) [Address 3F16]
Timer Y interrupt disabled

Process 2: Set timer $\mathrm{Y}, \mathrm{Z}$ mode register.


Timer Y, Z mode register (TYZM) [Address 2016]
Programmable waveform generation mode Write to only latch (Note)
Timer Y count stop
Note: When using this mode, be sure to set " 1 " to the timer Y write control bit to select "write to latch only".

Process 3: Set timer Y , Z waveform output control register.


Timer $\mathrm{Y}, \mathrm{Z}$ waveform output control register (PUM) [Address 2416]
Timer Y primary waveform extension control bit (Note)
0 : Waveform not extended
1: Waveform extended
Timer Y secondary waveform extension control bit (Note)
0: Waveform not extended
1: Waveform extended
Timer Y output level latch
0 : Initial state at stop: "L", "H" interval by TYP setting value, "L" interval by TYS setting value
1: Initial state at stop: "H", "L" interval by TYP setting value, " H " interval by TYS setting value

Note: The waveform extension function by the timer $Y$ waveform extension control bits can be used only when " 0016 " is set to prescaler Y . When the value other than " 0016 " is set to prescaler Y , be sure to set " 0 " to EXPYP and EXPYS.
The waveform extension function by the timer $Z$ waveform extension control bits can be used only when "0016" is set to prescaler $Z$. When the value other than " 0016 " is set to prescaler Z , be sure to set " 0 " to EXPZP and EXPZS.
Also, when the timer Y underflow is selected as the timer Z count source, the waveform extension function cannot be used.

Process 4: Set TYout pin to the output (Note).


Port P0 direction register (POD) [Address 0116]
Set $\mathrm{P} 0_{1} /$ TYout pin as the output mode
Note: For timer Z, set TZout pin as the output by bit 2 of POD.

Fig. 2.5.24 Setting method for programmable waveform generation mode (1)

Process 5: Set timer Y count source (Note 1).


Notes 1: For Timer $Z, f(X I N) / 16, f(X I N) / 2$, or timer $Y$ underflow can be selected. However, when the timer $Z$ waveform expansion function is used, do not select the timer $Y$ underflow for the timer $Z$ count source.
2: Set the on-chip oscillator oscillation to be enabled by bit 3 (on-chip oscillator oscillation control bit) of CPU mode register.

Process 6: Set the count value to timer Y (Note 1).

- Set the count value to prescaler $Y$, timer $Y$ secondary and timer $Y$ primary


Prescaler Y (PREY) (Address 2116) (Note 2)
Count value


Timer Y secondary (TYS) (Address 2216)
Count value


Timer Y primary (TYP) (Address 2316) (Notes 3, 4)
Count value

Notes 1: In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP. Even when changing TYP is not required, write the same value again.
2: When the timer Y waveform extension function is used, be sure to set " 0016 " to prescaler Y .
3: In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer Y underflow during the secondary interval simultanesously.
4: Count values of the primary interval and secondary interval can be checked by reading the TYP (TYS is undefined at read).

Process 7: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer Y interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer Y interrupt request issued

Process 8: When Timer Y interrupt is used, set " 1 " (interrupt enabled) to the timer Y interrupt enable bit.


Interrupt control register 2 (ICON2) [Address 3F16]
Timer Y interrupt enabled

Process 9: Start counting of timer Y .


Fig. 2.5.25 Setting method for programmable waveform generation mode (2)

## (3) Application example of programmable waveform generation mode

Outline: The waveform extension function is used and the waveform output is executed.
Specifications: The "H" width generated by TYP and the "L" width generated by TYS are output. Set each waveform extension function to be valid, and set the duty ratio to be 2:1. The frequency is 40 kHz .
Operation clock: $f\left(X_{i n}\right)=8 \mathrm{MHz}$, high-speed mode
Figure 2.5.26 shows an example of waveform output and Figure 2.5 .27 shows an example of control procedure.


Fig. 2.5.26 Example of waveform output

$X$ : This bit is not used here. Set it to " 0 " or " 1 " arbitrary.

Notes 1: For the concrete time, ask the oscillator manufacture. 2: When using this mode, be sure to select "write to latch only".
3: The waveform extension function by the timer Y waveform extension control bits can be used only when " 0016 " is set to prescaler Y.
When the value other than " 0016 " is set to prescaler Y , be sure to set " 0 " to EXPYP and EXPYS.
4: In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP. Even when changing TYP is not required, write the same value again.
5: In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer Y underflow during the secondary interval simultanesously.
6: Count values of the primary interval and secondary interval can be checked by reading TYP (TYS is undefined at read).

Fig. 2.5.27 Example of control procedure

### 2.5.5 Programmable one-shot generation mode (timer Z)

## (1) Operation description

In the programmable one-shot generation mode, the one-shot pulse by the setting value of timer $Z$ primary can be output from $\mathrm{PO}_{2} / \mathrm{TZ}_{\text {out }}$ pin by software or external trigger to the $\mathrm{P} 37 / \mathrm{INT} T_{0}$ pin. When using this mode, be sure to set " 1 " to the timer Z write control bit to select "write to latch only". Also, set the port $\mathrm{PO}_{2}$ direction registers to output mode. In this mode, the timer Z secondary (TZS) is not used.
The active edge of output waveform is set by the timer $Z$ output level latch. When " 0 " is set to the timer $Z$ output level latch, " H " pulse during the interval of the timer Z primary (TZP) setting value is output. When " 1 " is set to the timer $Z$ output level latch, " $L$ " pulse during the interval of the TZP setting value is output.
Also, in this mode, the interval of the one-shot pulse output can be extended for 0.5 cycle of timer count source clock by setting the timer Z primary waveform extension control bit (EXPZP) to "1".
As a result, the waveforms of more accurate resolution can be output.
During the one-shot pulse output interval, the one-shot pulse output can be stopped forcibly by writing " 0 " to the timer $Z$ one-shot start bit.
In the programmable one-shot generation mode, when the count values are changed, set value to the EXPZP first. After then, set the value to TZP. The values are set all at once at the beginning of the next one-shot pulse when the value is set to TZP. (Even when writing at timer stop is executed, writing to TZP at last is required.)
Timer $Z$ can stop counting by setting " 1 " to the timer $Z$ count stop bit.
Also, when timer $Z$ underflows, the timer $Z$ interrupt request bit is set to " 1 ".
Timer $Z$ reloads the value of latch when counting is stopped by the timer $Z$ count stop bit.
(When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

Notes 1: In the programmable one-shot generation mode, the value of EXPZP becomes valid by writing to TZP. Even when changing TZP is not required, write the same value again.
2: In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow simultaneously.
An example of a measurement is shown below.
ex.) The underflow of timer is stored by polling etc. using timer $Z$ interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to $\mathrm{INT}_{0}$ pin, it may be impossible.)
3: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler $Z$.
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
4: When using this mode, be sure to set "1" to the timer $Z$ write control bit to select "write to latch only".
5: In order to use TZout pin, set "1" to bit 2 of the port P0 direction register (output mode).
6: Stop Timer $Z$ to change the $I^{2} T_{0}$ pin one-shot trigger control bit and $I N T_{0}$ pin one-shot trigger active edge selection bit.

Figure 2.5 .28 shows the timing diagram of the programmable one-shot generation mode.

- When "0316" is set to TZP


Notes 1: In this case, INTo pin one-shot trigger valid.
2: In this case, timer $Z$ primary waveform is extended.
3: In this time, " 0 " is written to the timer Z interrupt request bit or the timer Z interrupt request bit is cleared to " 0 " by accepting the timer Z interrupt request.

Fig. 2.5.28 Timing diagram of programmable one-shot generation mode

## (2) Event counter mode setting method

Figure 2.5.29 to Figure 2.5 .31 show the setting method for programmable one-shot generation mode of timer $Z$.

Process 1: Disable the interrupt.


Process 2: Set timer $\mathrm{Y}, \mathrm{Z}$ mode register.


Timer Y, Z mode register (TYZM) [Address 2016]
Programmable one-shot generation mode Write to only latch (Note)
Timer Y count stop
Note: When using this mode, be sure to select "write to latch only".
Process 3: Set timer Y, Z waveform output control register.


Timer Y, Z waveform output control register (PUM) [Address 2416]
Timer Z primary waveform extension control bit (Note 1)
0 : Waveform not extended
1: Waveform extended
Timer Z output level latch
0 : Initial state at stop: "L", "H" interval by TZP setting value, "L" interval by TZS setting value
1: Initial state at stop: " H ", "L" interval by TZP setting value, "H" interval by TZS setting value
INTo pin one-shot trigger control bit (Note 2)
0 : INTo pin one-shot trigger invalid
1: INTo pin one-shot trigger valid
INTo pin one-shot trigger active edge selection bit (Note 2)
0 : Falling edge trigger
1: Rising edge trigger
Notes 1: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " 0016 " is set to prescaler Z .
When the value other than " 0016 " is set to prescaler $Z$, be sure to set " 0 " to EXPZP.
Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
2: Stop timer $Z$ to change these bits.

Process 4: Set TZout pin to the output (Note).


Port P0 direction register (POD) [Address 0116]
Set $\mathrm{P} \mathrm{O}_{2} /$ TZout pin as the output mode

Fig. 2.5.29 Setting method for programmable one-shot generation mode (1)

Process 5: When the trigger by INTo pin input is selected:
Set port P3 direction register, pull-up control register and port P1P3 control register


Port P3 direction register (P3D) [Address 0716]
Set P37/INTo pin as the input mode


Pull-up control register (PULL) [Address 1616]
P37 pull-up control bit
0: Pull-up Off
1: Pull-up On


Port P1P3 control register (P1P3C) [Address 1716]
P37/INTo input level selection bit
0: CMOS level
1: TTL level

Process 6: Set the timer $Z$ count source.
 Timer count source set register (TCSS) [Address 2E16]

Timer $Z$ count source selection bits
b5 b4
$00: f(X i n) / 16$
01 : f(XIN)/2
10 : Timer Y underflow (Note)
11 : Not available
Note: When the timer $Z$ waveform extension function is used, do not select the timer $Y$ underflow as the timer $Z$ count source.

Process 7: Set the one-shot pulse width (Note 1).

- Set the count value to prescaler $Z$ and timer $Z$ primary


Notes 1: In the programmable one-shot generation mode, TZS is not used. When the count setting value is changed, value of EXPZP is valid by writing to TZP. Even when changing TZP is not required, write the same value again.
2: When the timer $Z$ waveform extension function is used, be sure to set "0016" to prescaler Z.
3: In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer Z underflow simultanesously.

Process 8: Set the standby state to accept the one-shot start trigger (Note).


Timer Y, Z mode register (TYZM) [Address 2016]
Timer Z count start
Note: When the INTo pin one-shot trigger control bit of PUM is set to"valid", timer Z counting is started by the input of trigger to INTo pin after this setting.

Fig. 2.5.30 Setting method for programmable one-shot generation mode (2)

Process 9: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the timer Z interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No Timer Z interrupt request issued

- When the INTo pin one-shot trigger control bit of PUM is set to "valid" and the INTo interrupt is used, set the following;


Interrupt edge selection register (INTEDGE) [Address 3A16]
INTo interrupt edge selection bit
0 : Falling edge active
1: Rising edge active


Interrupt request register 1 (IREQ1) [Address 3C16]
No INTo interrupt request issued

Process 10: When the interrupt is used, set " 1 " (interrupt enabled) to the corresponding interrupt enable bit.


Note: When the INTo pin one-shot trigger control bit is set to "valid", the INTo interrupt can be accepted after this setting.

Process 11: Start counting of timer Z.


Timer Z one-shot start (Note)

- When the INTo pin one-shot trigger control bit of PUM is set to "valid", the timer $Z$ count is started by input of trigger to the INTo pin.

Note: Pulse is output from TZout pin. After output, this bit is initialized to " 0 ".

Fig. 2.5.31 Setting method for programmable one-shot generation mode (3)

## (3) Application example of programmable one-shot generation mode

Outline: The phase control signal to the load is output by using the programmable one-shot generation mode of Timer Z.
Specifications: The phase control signal to the load is output from the $\mathrm{PO}_{2} /$ TZout pin using the programmable one-shot generation mode of timer $Z$.

- Count source: $f\left(X_{\text {in }}\right) / 16$
- Rising edges of the signal input to the $\mathrm{P}_{3} 7 / \mathrm{INT}_{0}$ pin from the trigger detection circuit are detected.
- A triac is turned on at the "H" level.

The period of the feedback signal input from the load is measured, analyzed, and used to adjust the phase control signal.
Operation clock: $f\left(X_{i n}\right)=8 \mathrm{MHz}$, high-speed mode

For the measurement of the period of the feedback signal, refer to the period measurement mode of the using timer.
Figure 2.5.32 shows an example of peripheral circuit, Figure 2.5 .33 shows an example of an operation timing, and Figure 2.5 .34 shows an example of a control procedure.


Fig. 2.5.32 Example of peripheral circuit


Fig. 2.5.33 Example of operation timing


Set the standby state to accept one-shot start trigger
 . Timer Z count start (Note 7)


Set " 0 " to the INTo interrupt request bit.
Set " 1 " to the INTo interrupt enable bit. (INTo interrupt enabled)


X: This bit is not used here. Set it to " 0 " or " 1 " arbitrary.


Notes 1: For the concrete time, ask the oscillator manufacture.
2: When using this mode, be sure to select "write to latch only".
3: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " 0016 " is set to prescaler Z.
When the value other than " 0016 " is set to prescaler $Z$, be sure to set " 0 " to EXPZP. Also, when the timer Y underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
4: Stop timer $Z$ to change the INTo pin one-shot trigger control bit and INTo one-shot trigger active edge selection bit.
5: In the programmable one-shot generation mode, the value of EXPZP is valid by writing to TZP. Even when changing TZP is not required, write the same value again.
6: In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer $Z$ underflow simultanesously.
7: In this state, timer count is not started.

Fig. 2.5.34 Example of control procedure

### 2.5.6 Programmable wait one-shot generation mode (timer Z)

## (1) Operation description

In the programmable wait one-shot generation mode, the one-shot pulse by the setting value of timer Z secondary (TZS) can be output from $\mathrm{PO}_{2} /$ TZout pin by software or external trigger to $\mathrm{P} 37 / \mathrm{INT}$ o pin after the wait by the setting value of the timer $Z$ primary (TZP). When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only". Also, set the port $\mathrm{PO}_{2}$ direction registers to output mode.
The active edge of output waveform is set by the timer $Z$ output level latch. When " 0 " is set to the timer Z output level latch, after the wait during the interval of the TZP setting value, "H" pulse during the interval of the TZS setting value is output. When " 1 " is set to the timer $Z$ output level latch, after the wait during the interval of the TZP setting value, "L" pulse during the interval of the TZS setting value is output.
Also, in this mode, the intervals of the wait and the one-shot pulse output can be extended for 0.5 cycle of timer count source clock by setting the timer $Z$ primary waveform extension control bit (EXPZP) and the timer $Z$ secondary waveform extension control bit (EXPZS) to " 1 ". As a result, the waveforms of more accurate resolution can be output.
In the programmable wait one-shot generation mode, the trigger by software or the external INTo pin can be accepted by writing " 0 " to the timer $Z$ count stop bit after the count value is set. (At the time when " 0 " is written to the timer $Z$ count stop bit, Timer $Z$ stops.)
By writing " 1 " to the timer $Z$ one-shot start bit, or by inputting the valid trigger to the $I N T_{0}$ pin after the trigger to the $I N T_{0}$ pin becomes valid by writing " 1 " to the $I N T_{0}$ pin one-shot trigger control bit, Timer Z starts counting.
While Timer $Z$ counts the TZP, the initial value of the TZout pin output is retained. When Timer Z underflows, the value of TZS is reloaded, at the same time, the output of TZout pin is inverted.
When Timer $Z$ underflows, the output of TZout pin is inverted again and Timer $Z$ stops. When also the trigger of $\mathrm{INT} T_{0}$ pin is accepted, the contents of the one-shot start bit is changed to " 1 " by hardware.
The falling or rising can be selected as the edge of the valid trigger of $\operatorname{IN} T_{0}$ pin by the $\operatorname{INT} T_{0}$ pin oneshot trigger edge selection bit.
During the wait interval and the one-shot pulse output interval, the one-shot pulse output can be stopped forcibly by writing " 0 " to the timer Z one-shot start bit.
In the programmable wait one-shot generation mode, when the count values are changed, set values to the TZS, EXPZP and EXPZS first. After then, set the value to TZP. The values are set all at once at the beginning of the next wait interval when the value is set to TZP. (When writing at timer stop is executed, writing to TZP at last is required.)
Timer $Z$ can stop counting by setting " 1 " to the timer $Z$ count stop bit.
Also, when timer $Z$ underflows, the timer $Z$ interrupt request bit is set to " 1 ".
Timer $Z$ reloads the value of latch when counting is stopped by the timer $Z$ count stop bit.
(When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

Notes 1: In the programmable wait one-shot generation mode, values of TZS, EXPZP and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.
2: In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultaneously.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer $Z$ interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to $\mathrm{INT} T_{0}$ pin, it may be impossible.)
3: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler Z.
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
4: When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".
5: When TZS is read out, the undefined value is read out. However, while Timer Z counts the setting value of TZS (during one-shot output), the count value during the secondary interval can be obtained by reading TZP.
6: In order to use TZоut pin, set "1" to bit 2 of the port P0 direction register (output mode).
7: Stop Timer $Z$ to change the INTo pin one-shot trigger control bit and INTo pin one-shot trigger active edge selection bit.

Figure 2.5 .35 shows the timing diagram of the programmable wait one-shot generation mode.

- When " 0316 " is set to TZP and " 0416 " is set to TZS.


Notes 1: In this case, INTo pin one-shot trigger valid (rising edge trigger selected).
2: In this case, timer $Z$ primary waveform is extended, timer $Z$ secondary waveform is not extended.
3: In this time, " 0 " is written to the timer $Z$ interrupt request bit or the timer $Z$ interrupt request bit is cleared to " 0 " by accepting the timer $Z$ interrupt request.

Fig. 2.5.35 Timing diagram of programmable wait one-shot generation mode

## (2) Programmable wait one-shot generation mode setting method

Figure 2.5.36 to Figure 2.5 .38 show the setting method for programmable wait one-shot generation mode of Timer $Z$.

Process 1: Disable interrupt.


Interrupt control register 1 (ICON1) [Address 3E16]
INTO interrupt disabled


Interrupt control register 2 (ICON2) [Address 3F16]
Timer $Z$ interrupt disabled

Process 2: Set timer $\mathrm{Y}, \mathrm{Z}$ mode register.


Note: When using this mode, be sure to select "write to latch only".

Process 3: Set timer Y, Z waveform output control register.


Notes 1: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when "0016" is set to prescaler Z.
When the value other than " 0016 " is set to prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS.
Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform
extension function cannot be used.
2: Stop Timer $Z$ to change these bits.
Process 4: Set TZout pin to the output.


Fig. 2.5.36 Setting method for programmable wait one-shot generation mode (1)

Process 5: When the trigger by INTo pin input is selected:
Set port P3 direction register, pull-up control register and port P1P3 control register


Process 6: Set the timer $Z$ count source.


Note: When the timer $Z$ waveform extension function is used, do not select the timer $Y$ underflow for the timer $Z$ count source.

Process 7: Set the wait interval, one-shot pulse width (Note 1).

- Set the wait interval to the timer Z primary, and one-shot pulse width to the timer Z secondary.


Notes 1: In the programmable wait one-shot generation mode, values of TZS, EXPZP, and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.
2: When the timer $Z$ waveform extension function is used, be sure to set " 0016 " to prescaler $Z$.
3: In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer Z underflow during the secondary interval simultanesously.
4: Count values of the primary interval (during wait) and secondary interval (during one-shot output) can be checked by reading TZP (TZS is undefined at read).

Fig. 2.5.37 Setting method for programmable wait one-shot generation mode (2)

Process 8: Set the standby state to accept the one-shot start trigger (Note).


Timer Y, Z mode register (TYZM) [Address 2016]
Timer Z count start
Note: When the INTo pin one-shot trigger control bit of PUM is set to "valid", timer Z counting is started by the input of trigger to INTo pin after this setting.

Process 9: In order not to execute the no requested interrupt processing, set "0" (no requested) to the timer Z interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No timer Z interrupt request issued

- When the INTo pin one-shot trigger control bit is set to "valid" and the INTo interrupt is used, set the following;


Interrupt edge selection register (INTEDGE) [Address 3A16]
INTo interrupt edge selection bit
0 : Falling edge active
1: Rising edge active


Interrupt request register 1 (IREQ1) [Address $3 \mathrm{C}_{16}$ ]
No INTo interrupt request issued

Process 10: When the interrupt is used, set "1" (interrupt enabled) to the corresponding interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]
INTo interrupt enabled (Note)


Interrupt control register 2 (ICON2) [Address 3F16]
Timer $Z$ interrupt enabled
Note: When the INTo pin one-shot trigger control bit is set to "valid", the INTo interrupt can be accepted after this setting.

Process 11: Start counting of timer $Z$.


One-shot start register (ONS) [Address 2A16]
Timer Z one-shot start (Note)

- When the INTo pin one-shot trigger control bit of PUM is set to "valid", the timer $Z$ count is started by input of trigger to the INT0 pin.

Note: Pulse is output from TZout pin. After output, this bit is initialized to " 0 ".

Fig. 2.5.38 Setting method for programmable wait one-shot generation mode (3)

## (3) Application example of programmable wait one-shot generation mode

Outline: The wait one-shot pulse synchronized with the PWM waveform output from the $\mathrm{PO}_{1} / \mathrm{TY}$ оut pin is generated from Timer $Z$ by using the programmable waveform generation mode of Timer Y.
Specifications: TYout pin is connected to the $\mathrm{P}_{3} / \mathrm{INT}_{0}$ pin. The wait one-shot pulse is output by the INTo pin input as trigger.
Operation clock: $f\left(X_{i n}\right)=8 \mathrm{MHz}$, high-speed mode

As for the usage of Timer Y, refer to the above mentioned programmable waveform generation mode. Figure 2.5.39 shows an example of waveform generation and peripheral circuit. Figure 2.5 .40 shows an example of control procedure.


Fig. 2.5.39 Example of waveform generation and peripheral circuit



Notes 1: When using this mode, be sure to select "write to latch only".
2: The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " 0016 " is set to prescaler $Z$.
When the value other than " 0016 " is set to prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer Z count source, the waveform extension function cannot be used.
3: Stop timer $Z$ to change the INTo pin one-shot trigger control bit and INTo one-shot trigger active edge selection bit.
4: In the programmable wait one-shot generation mode, values of TZS, EXPZP, and EXPZS are valid by writing to TZP.
Even when changing TZP is not required, write the same value again.
5: In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer $Z$ underflow simultanesously.
6: Count values of the primary interval (during wait) and secondary interval (during one-shot output) can be checked by reading TZP (TZS is undefined at read).
7: In this state, timer count is not started.

Fig. 2.5.40 Example of control procedure

### 2.5.7 Notes on timer $Y$ and timer $Z$

Notes on using each mode of Timer $Y$ and Timer $Z$ are described below.

## (1) Timer mode (timer Y and timer Z)

(1) In the timer mode, TYP and TYS is not used.
(2) Programmable waveform generation mode (timer Y and timer Z )
(1) In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP because the setting to them is executed all at once by writing to TYP. Even when changing TYP is not required, write the same value again.
(2) In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer underflow during the secondary interval simultaneously.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer Y interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary and a secondary setting values, and primary write timing, it may be impossible.)
(3) The waveform extension function by the timer Y waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler Y.
When the value other than " $00_{16}$ " is set to Prescaler $Y$, be sure to set " 0 " to EXPYP and EXPYS. The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler $Z$. When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
(4) When using this mode, be sure to set "1" to the timer Y write control bit to select "write to latch only".
(5) When TYS is read out, the undefined value is read out. However, while timer $Y$ counts the setting value of TYS, the count value during the secondary interval can be obtained by reading the timer Y primary.
(6) In order to use TYout pin, set "1" to bit 1 of the port P0 direction register (output mode).

## (3) Programmable one-shot generation mode (timer Z)

(1) In the programmable one-shot generation mode, the value of EXPZP becomes valid by writing to TZP. Even when changing TZP is not required, write the same value again.
(2) In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow simultaneously.
(3) The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler Z .
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
An example of a measurement is shown below.
ex.) The underflow of timer is stored by polling etc. using timer $Z$ interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to $\mathrm{INT}_{0}$ pin, it may be impossible.)
(4) When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".
(5) In order to use TZout pin, set "1" to bit 2 of the port P0 direction register (output mode).
(6) Stop Timer $Z$ to change the $\operatorname{INT} T_{0}$ pin one-shot trigger control bit and $\operatorname{INT} T_{0}$ pin one-shot trigger active edge selection bit.
(4) Programmable wait one-shot generation mode (timer Z)
(1) In the programmable wait one-shot generation mode, values of TZS, EXPZP and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer Z interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to $\mathrm{INT}_{0}$ pin, it may be impossible.)
(2) In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultaneously.
(3) The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " $00_{16 \text { " }}$ is set to Prescaler Z .
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
(4) When using this mode, be sure to set "1" to the timer $Z$ write control bits to select "write to latch only".
(5) When TZS is read out, the undefined value is read out. However, while Timer $Z$ counts the setting value of TZS (during one-shot output), the count value during the secondary interval can be obtained by reading TZP.
(6) In order to use TZout pin, set "1" to bit 2 of the port P0 direction register (output mode).
(7) Stop Timer $Z$ to change the $\mathrm{INT}_{0}$ pin one-shot trigger control bit and $\mathrm{INT}_{0}$ pin one-shot trigger active edge selection bit.

### 2.6 Serial I/O1

This paragraph explains the registers setting method and the notes relevant to the serial I/O.

### 2.6.1 Memory map



Fig. 2.6.1 Memory map of registers relevant to serial I/O

### 2.6.2 Relevant registers

Transmit/Receive buffer register
b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 18 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | The transmission data is written to or the receive data is read out from this buffer register. <br> - At writing: A data is written to the transmit buffer register. <br> - At reading: The contents of the receive buffer register are read out. | ? | $\bigcirc$ | O |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | 0 | $\bigcirc$ |
| 5 |  | ? | 0 | $\bigcirc$ |
| 6 |  | ? | 0 | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: The contents of transmit buffer register cannot be read out.
The data cannot be written to the receive buffer register.

Fig. 2.6.2 Structure of Transmit/Receive buffer register

## Serial I/O1 status register

b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O1 status register (SIO1STS) [Address : 19 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Transmit buffer empty flag (TBE) | 0 : Buffer full <br> 1 : Buffer empty | 0 | 0 | $\times$ |
| 1 | Receive buffer full flag (RBF) | 0 : Buffer empty <br> 1 : Buffer full | 0 | 0 | $\times$ |
| 2 | Transmit shift register shift completion flag (TSC) | 0 : Transmit shift in progress <br> 1 : Transmit shift completed | 0 | 0 | $\times$ |
| 3 | Overrun error flag (OE) | 0 : No error <br> 1: Overrun error | 0 | 0 | $\times$ |
| 4 | Parity error flag (PE) | 0 : No error <br> 1 : Parity error | 0 | $\bigcirc$ | $\times$ |
| 5 | Framing error flag (FE) | 0 : No error <br> 1 : Framing error | 0 | $\bigcirc$ | $\times$ |
| 6 | Summing error flag (SE) | $\begin{aligned} & \hline 0:(\mathrm{OE}) \cup(\mathrm{PE}) \cup(\mathrm{FE})=0 \\ & 1:(\mathrm{OE}) \cup(\mathrm{PE}) \cup(\mathrm{FE})=1 \\ & \hline \end{aligned}$ | 0 | 0 | $\times$ |
| 7 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 1 ". |  | 1 | $\bigcirc$ | $\times$ |

Fig. 2.6.3 Structure of Serial I/O1 status register

## Serial I/O1 control register

b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O1 control register (SIO1CON) [Address : 1A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & \hline 0: f(\mathrm{XIN}) \\ & 1: f(\mathrm{XIN}) / 4 \end{aligned}$ | 0 | O | $\bigcirc$ |
| 1 | Serial I/O1 synchronous clock selection bit (SCS) | When clock synchronous serial I/O is selected; <br> 0: BRG output divided by 4 <br> 1: External clock input <br> When UART is selected; <br> 0: BRG output divided by 16 <br> 1: External clock input divided by 16 | 0 | O | $\bigcirc$ |
| 2 | $\overline{\text { SRDY1 }}$ output enable bit (SRDY) | $\begin{aligned} & \hline \text { 0: P13 pin } \\ & \text { 1: } \overline{\text { SRDY1 }} \text { output pin } \\ & \hline \end{aligned}$ | 0 | $\bigcirc$ | 0 |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Interrupt when transmit buffer has emptied <br> 1 : Interrupt when transmit shift operation is completed | 0 | 0 | $\bigcirc$ |
| 4 | Transmit enable bit (TE) | 0 : Transmit disabled <br> 1 : Transmit enabled | 0 | 0 | 0 |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | 0 | 0 |
| 6 | Serial I/O1 mode selection bit (SIOM) | 0 : Clock asynchronous (UART) serial I/O <br> 1: Clock synchronous serial I/O | 0 | 0 | 0 |
| 7 | Serial I/O1 enable bit (SIOE) | 0: Serial I/O1 disabled <br> 1: Serial I/O1 enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.6.4 Structure of Serial I/O1 control register

## UART control register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.6.5 Structure of UART control register

## Baud rate generator

b7 b6 b5 b4 b3 b2 b1 b0


Baud rate generator (BRG) [Address : 1C ${ }_{16]}$

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Set a count value of baud rate generator. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | O |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 2.6.6 Structure of Baud rate generator

Interrupt request register 1
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 1 (IREQ1) [Address: 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT 1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 4 | Key-on wake up interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 6 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 | * |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.6.7 Structure of Interrupt request register 1

Interrupt control register 1


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | Serial I/O1 receive <br> interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 1 | Serial I/O1 transmit interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 2 | INTo interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 3 | INT 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 4 | Key-on wake up interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 5 | CNTRo interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 6 | CNTR 1 interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |
| 7 | Timer X interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | 0 | 0 |

Fig. 2.6.8 Structure of Interrupt control register 1

### 2.6.3 Serial I/O1 transfer data format

Figure 2.6 .9 shows the serial I/O1 transfer data format.


Fig. 2.6.9 Serial I/O1 transfer data format

### 2.6.4 Application example of clock synchronous serial I/O1

For clock synchronous serial I/O1, the transmitter and the receiver use the same clock. Synchronizing with this clock, the transmit operation of the transmitter and the receive operation of the receiver are executed at the same time. If an internal clock is used as the operation clock, transfer is started by a write signal to the TB/RB.

## (1) Data transfer rate

The synchronous clock frequency is calculated by the following formula;

- When the internal clock is selected (when baud rate generator is used)

$$
\text { Synchronous clock frequency }[\mathrm{Hz}]=\frac{f(X \operatorname{In})}{\text { Division ratio }{ }^{* 1} \times\left(B R G \text { setting value }{ }^{* 2}+1\right) \times 4}
$$

Division ratio*1 : "1" or "4" is selected (set by bit 0 of serial I/O1 control register) BRG setting value*2 : 0 to $255\left(00_{16}\right.$ to $\left.\mathrm{FF}_{16}\right)$ is set

- When the external clock is selected

Synchronous clock frequency $[\mathrm{Hz}]=$ Clock input to Sclk pin

## (2) Clock synchronous serial I/O setting method

Figure 2.6.10 and Figure 2.6.11 show the setting method for the clock synchronous serial I/O1.

Process 1: Stop and initialize serial I/O.


Serial I/O1 control register (SIO1CON) [Address 1A16]
Transmit operation stop and initialized
Receive operation stop and initialized

Process 2: Disable serial I/O1 transmit/receive interrupt.


Process 3: Set serial I/O1 control register.


Notes 1: Setting of serial I/O1 synchronous selection bit is as follows: " 0 ": P 12 pin is set to be an output pin of the synchronous clock.
" 1 ": P 12 pin is set to be an input pin of the synchronous clock.
2: When an external clock input is selected as the synchronous clock, and the receiver performs the $\overline{S_{R D Y 1}}$ output, set " 1 " to the transmit enable bit in addition to the receive enable bit and SRDY1 output enable bit.
3: When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set "1" to the transmit enable bit while the ScLK1 is " H " state.

Process 4: When BRG output/4 is selected as synchronous clock, set value to baud rate generator.


Baud rate generator (BRG) [Address 1C16]
Set baud rate value

Fig. 2.6.10 Setting method for clock synchronous serial I/O1 (1)

Process 5: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the serial I/O1 transmit/receive interrupt request bit.


Process 6: When the interrupt is used, set "1" (interrupt enabled) to the serial I/O transmit/receive interrupt enable bit.


Process 7: Transmit/Receive of serial data (Notes 1, 2).


Transmit/Receive buffer register (TB/RB) [Address 1816]
Set transmit data (in full-duplex communication)
Set dummy data (in half-duplex communication)
Notes 1: When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set the transmit data while the ScLK is "H" state.
2: When inputting the $\overline{\text { SRDY1 }}$ signal, set used pins to to the input mode before transmitting data.

Fig. 2.6.11 Setting method for clock synchronous serial I/O1 (2)

## (3) Communication using clock synchronous serial I/O1 (transmit/receive)

Outline : 2-byte data is transmitted and received, using the clock synchronous serial I/O1. SRdy1 signal is used for communication control.
Specifications : •The serial I/O1 (clock synchronous serial I/O selected) is used.
-Synchronous clock frequency : $125 \mathrm{kHz} ; \mathrm{f}\left(\mathrm{Xin}^{\mathrm{S}}\right)=4 \mathrm{MHz}$ divided by 32
-The receiver outputs the $\overline{S_{R D y}}$ signal at 2 ms intervals which the timer generates, and 2-byte data is transferred from the transmitter to the receiver.

Figure 2.6.12 shows a connection diagram, Figure 2.6 .13 shows a timing chart, Figure 2.6 .14 shows the control procedure of transmitter, and Figure 2.6 .15 shows an example of control procedure of receiver.


Fig. 2.6.12 Connection diagram


Fig. 2.6.13 Timing chart


Fig. 2.6.14 Control procedure of transmitter


Fig. 2.6.15 Control procedure of receiver

### 2.6.5 Application example of clock asynchronous serial I/O1

For clock asynchronous serial I/O1 (UART), the transfer formats used by a transmitter and receiver must be identical.
In the 7540 Group, eight serial data transfer formats can be selected.

## (1) Data transfer rate

The transfer bit rate is calculated by the following formula;

- When the internal clock is selected (when baud rate generator is used)

Transfer bit rate $[b p s]=\frac{f(X i n)}{\text { Division ratio }{ }^{*} \times\left(B R G \text { setting value }{ }^{* 2}+1\right) \times 16}$

Division ratio*1 : "1" or "4" is selected (set by bit 0 of serial I/O1 control register)
BRG setting value*2 : 0 to $255\left(00_{16}\right.$ to $\left.\mathrm{FF}_{16}\right)$ is set

- When the external clock is selected

Transfer bit rate [bps] = Clock input to Sclkı pin/16

Table 2.6.1 shows the setting example of baud rate generator and transfer bit rate values.
Table 2.6.1 Setting example of baud rate generator (BRG) and transfer bit rate values

| BRG count source | BRG set value | Transfer bit rate (bps) |  |
| :---: | :---: | :---: | :---: |
|  |  | At $f\left(\mathrm{X}_{\text {IN }}\right)=4.9152 \mathrm{MHz}$ | At $\mathrm{f}\left(\mathrm{X}_{\mathrm{in}}\right)=8 \mathrm{MHz}$ |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | 255 ( $\mathrm{FF}_{16}$ ) | 300 | 488.28125 |
| $f(X$ ın $) / 4$ | 127 (7F ${ }_{16}$ ) | 600 | 976.5625 |
|  | $63\left(3 \mathrm{~F}_{16}\right)$ | 1200 | 1953.125 |
| $f(X$ In $) / 4$ | $31\left(1 \mathrm{~F}_{16}\right)$ | 2400 | 3906.25 |
| $f(X$ In $) / 4$ | 15 (0F ${ }_{16}$ ) | 4800 | 7812.5 |
| $f(X$ ın) / 4 | 7 (0716) | 9600 | 15625 |
| $f(X$ In $) / 4$ | 3 (0316) | 19200 | 31250 |
| $f(X$ In $) / 4$ | 1 (01 ${ }_{16}$ ) | 38400 | 62500 |
| $f(X$ in $)$ | 3 (0316) | 76800 | 125000 |
| $f($ XIN $)$ | $1\left(01_{16}\right)$ | 153600 | 250000 |
| $f($ XIN $)$ | 0 (0016) | 307200 | 500000 |

## (2) UART setting method

Figure 2.6.16 and Figure 2.6.17 show the setting method for UART of serial I/O1.

Process 1: Stop and initialize serial I/O.


Serial I/O1 control register (SIO1CON) [Address 1A16]
Transmit operation stop and initialization
Receive operation stop and initialization

Process 2: Disable serial I/O1 transmit/receive interrupt.


Process 3: Set serial I/O1 control register.


Note 1: Setting of serial I/O1 synchronous clock selection bit is as follows; " 0 ": P12 pin can be used as a normal I/O pin
"1": P12 pin is used as an input pin for an external clock.
2: When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set "1" to the transmit enable bit while the ScLK1 is " H " state.
3: When clock asynchronous (UART) serial I/O is selected, P 13 pin can be used as a normal I/O pin.

Fig. 2.6.16 Setting method for UART of serial I/O1 (1)

Process 4: Set UART control register.


Process 5: When BRG output/16 is selected as synchronous clock, set value to baud rate generator.


Process 6: In order not to execute the no requested interrupt processing, set "0" (no requested) to the serial I/O1 transmit/receive interrupt request bit.


Interrupt request register 1 (IREQ1) [Address 3C16]
No serial I/O1 receive interrupt request issued
No serial I/O1 transmit interrupt request issued

Process 7: When the interrupt is used, set " 1 " (interrupt enabled) to the serial I/O1 transmit/receive interrupt enable bit.


Interrupt control register 1 (ICON1) [Address 3E16]Serial I/O1 receive interrupt enabled
Serial I/O1 transmit interrupt enabled

Process 8: When transmitting, start serial data transmission (Note).


Note: When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set the transmit data while the ScLk1 is "H" state.

Fig. 2.6.17 Setting method for UART of serial I/O1 (2)

## (3) Communication using UART of serial I/O (transmit/receive)

Outline : 2-byte data is transmitted and received, using UART. Port $\mathrm{P} 0_{0}$ is used for communication control.
Specifications : •The Serial I/O1 (UART selected) is used.
-Transfer bit rate : $9600 \mathrm{bps}\left(f\left(\mathrm{X}_{\mathrm{IN}}\right)=4.9152 \mathrm{MHz}\right.$ divided by 512)
-Communication control using port $\mathrm{P} 0_{0}$ (output level of port $\mathrm{P} 0_{0}$ is controlled by software)
2-byte data is transferred from the transmitter to the receiver at 10 ms intervals which the timer generates.

Figure 2.6.18 shows a connection diagram, Figure 2.6 .19 shows a timing chart, Figure 2.6 .20 shows the control procedure of transmitter, and Figure 2.6 .21 shows an example of control procedure of receiver.


Fig. 2.6.18 Connection diagram


Fig. 2.6.19 Timing chart


Fig. 2.6.20 Control procedure of transmitter


Fig. 2.6.21 Control procedure of receiver

### 2.6.6 Notes on Serial I/O1

Notes on using serial I/O1 are described below.

## (1) Notes when selecting clock synchronous serial I/O

(1) When the clock synchronous serial I/O1 is used, serial I/O2 cannot be used.
(2) When the transmit operation is stopped, clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O1 and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins $\mathrm{TxD}_{1}, \mathrm{RxD}_{1}$, $\mathrm{S}_{\mathrm{clk} 1}$, and $\mathrm{S}_{\mathrm{RDY} 1}$ function as $\mathrm{I} / \mathrm{O}$ ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the $\mathrm{Tx}_{1}$ pin and an operation failure occurs.
(3) When the receive operation is stopped, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O1 disabled).
(4) When the transmit/receive operation is stopped, clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled) simultaneously. (any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit cannot be initialized even if the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled) (same as (2).
(5) When signals are output from the $\overline{S_{R D Y 1}}$ pin on the reception side by using an external clock, set all of the receive enable bit, the $\overline{S_{R D Y 1}}$ output enable bit, and the transmit enable bit to " 1 ".
(6) When the SRDY1 signal input is used, set the using pin to the input mode before data is written to the transmit/receive buffer register.
(7) Setup of a serial I/O1 synchronous clock selection bit when a clock synchronous serial I/O is selected;
" 0 ": $\mathrm{P} 1_{2}$ pin turns into an output pin of a synchronous clock.
"1": $\mathrm{P} 1_{2}$ pin turns into an input pin of a synchronous clock.
Setup of a $\overline{S_{R D Y 1}}$ output enable bit ( $\overline{\mathrm{S}_{\mathrm{RDY}}}$ ) when a clock synchronous serial I/O1 is selected;
" 0 ": $\mathrm{P}_{3}$ pin can be used as a normal I/O pin.
"1": $\mathrm{P} 1_{3}$ pin turns into a $\mathrm{S}_{\mathrm{RDY} 1}$ output pin.

## (2) Notes when selecting UART

(1) When the clock asynchronous serial I/O1 (UART) is used, serial I/O2 can be used only when BRG output divided by 16 is selected as the synchronous clock.
(2) When the transmit operation is stopped, clear the transmit enable bit to " 0 " (transmit disabled).

## - Reason

Same as (1) (2).
(3) When the receive operation is stopped, clear the receive enable bit to "0" (receive disabled).
(4) When the transmit/receive operation is stopped, clear the transmit enable bit to "0" (transmit disabled) and receive enable bit to "0" (receive disabled).
(5) Setup of a serial I/O1 synchronous clock selection bit when a clock asynchronous (UART) serial I/O is selected;
" 0 ": $\mathrm{P} 1_{2}$ pin can be used as a normal I/O pin.
"1": $\mathrm{P} 1_{2}$ pin turns into an input pin of an external clock.
When clock asynchronous (UART) type serial I/O is selected, it is $\mathrm{P} 1_{3}$ pin. It can be used as a normal I/O pin.
(3) Notes common to clock synchronous serial I/O and UART
(1) Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."
(2) The transmit shift completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.


Fig. 2.6.22 Sequence of setting serial I/O1 control register again
(3) When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set " 1 " to the transmit enable bit while the Sclk1 is "H" state. Also, write to the transmit buffer register while the Sclk1 is " H " state.
(4) When the transmit interrupt is used, set as the following sequence.
(1) Serial I/O1 transmit interrupt enable bit is set to "0" (disabled).
(2) Serial I/O1 transmit enable bit is set to " 1 ".
(3) Serial I/O1 transmit interrupt request bit is set to " 0 ".
(4) Serial I/O1 transmit interrupt enable bit is set to "1" (enabled).

## - Reason

When the transmit enable bit is set to "1", the transmit buffer empty flag and transmit shift completion flag are set to "1".
Accordingly, even if the timing when any of the above flags is set to " 1 " is selected for the transmit interrupt source, interrupt request occurs and the transmit interrupt request bit is set.
(5) Write to the baud rate generator (BRG) while the transmit/receive operation is stopped.

### 2.7 Serial I/O2

This paragraph explains the registers setting method and the notes relevant to the serial I/O.

### 2.7.1 Memory map



Fig. 2.7.1 Memory map of registers relevant to serial I/O2

### 2.7.2 Relevant registers

Port P1 direction register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.7.2 Structure of Port P1 direction register

Serial I/O2 control register
b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O2 control register (SIO2CON) [Address : 3016]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Internal synchronous clock selection bits |  | 0 | $\bigcirc$ | O |
| 1 |  |  | 0 | $\bigcirc$ | 0 |
| 2 |  |  | 0 | 0 | $\bigcirc$ |
| 3 | Sdataz pin selection bit (Note) | $0:$ l/O port / Sdataz input <br> 1 : Sdataz output | 0 | 0 | 0 |
| 4 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0 ". |  | 0 | 0 | $\times$ |
| 5 | Transfer direction selection bit | $\begin{aligned} & 0 \text { : LSB first } \\ & 1 \text { : MSB first } \end{aligned}$ | 0 | 0 | 0 |
| 6 | ScLk2 pin selection bit | 0 : External clock (Sclk2 is input) <br> 1 : Internal clock (Sclk2 is output) | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Transmit / receive shift completion flag | 0 : shift in progress <br> 1 : shift completed | 0 | $\bigcirc$ | $\times$ |

Note: When using it as a Sdata input, set the port P13 direction register bit to "0".
Fig. 2.7.3 Structure of Serial I/O2 control register

## Serial I/O2 register



Serial I/O2 register (SIO2) [Address : 31 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A shift register for serial transmission and reception. <br> - At transmitting : Set a transmission data. <br> - At receiving : A reception data is stored. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | O |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 2.7.4 Structure of Serial I/O2 register

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0
Interrupt request register 2 (IREQ2) [Address : 3D 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | Timer $\mathbf{Z}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 2 | Timer A interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 3 | Serial I/O2 interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 4 | AD converter interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | 0 | * |
| 5 | Timer 1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | 0 | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.7.5 Structure of Interrupt request register 2

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 1 | Timer Z interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 2 | Timer A interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | 0 |
| 3 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 4 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 5 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Fig. 2.7.6 Structure of Interrupt control register 2

### 2.7.3 Application example of serial I/O2

(1) Serial I/O2 setting method

Figure 2.7 .7 and Figure 2.7 .8 show the setting method for the serial I/O2.

Process 1: Disable serial I/O2 transmit/receive interrupt.
 Interrupt control register 2 (ICON2) [Address 3F16]

Serial I/O2 interrupt disabled

Process 2: Set port P1 according to the usage condition.


Port P1 direction register (P1D) [Address 0316]
P12/Sclk2 pin (Note 1)
P13/Sdata2 pin (Notes 2, 3)
Notes 1: When an external clock input is selected, set $\mathrm{P} 12 / \mathrm{ScLK} 2$ pin to the input mode.
2: When $\mathrm{P} 1_{3} /$ Sdata2 pin is used as the P 13 pin, set this bit to " 0 ".
3: When this bit is set to " 0 " at transmit and the internal clock is selected for ScLK2, the Sdata2 pin is in a high impedance state after the data transfer is completed.

Process 3: Set serial I/O2 control register.


Serial I/O2 control register (SIO2CON) [Address 3016]
Internal synchronous clock selected (set in internal clock selected)
b2b1bo
$000: f(\mathrm{Xin}) / 8$
00 1: $f($ Xin $) / 16$
$010: \mathrm{f}(\mathrm{XIN}) / 32$
01 1: f(Xin)/64
$110: \mathrm{f}(\mathrm{XIN}) / 128$
11 1: f(XIN)/256
Sdataz pin selected
0 : I/O port/Sdataz input (at receive)
1: Sdata2 output (at transmit)
Transfer direction selected
0 : LSB first
1: MSB first
Sclk2 pin selected
0: External clock (Sclkz is input)
1: Internal clock (ScLK2 is outpu)

Process 4: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the serial $\mathrm{I} / \mathrm{O} 2$ interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
_ No serial I/O2 interrupt request issued

Fig. 2.7.7 Setting method for serial I/O2

Process 5: When the interrupt is used, set "1" (interrupt enabled) to the serial I/O2 interrupt. enable bit.


Process 6: When transmitting, start serial data transmission.


Fig. 2.7.8 Setting method for serial I/O2

## (2) Communication using serial I/O2 (transmit/receive)

Outline: 2-byte data is transmitted and received, using the serial $\mathrm{I} / \mathrm{O} 2$. $\mathrm{Port} \mathrm{P} 0_{0}$ is used for communication control and outputs the quasi-Srdy signal.
Specifications: • The serial I/O2, clock synchronous serial I/O, is used.

- Synchronous clock frequency : $125 \mathrm{kHz} ; \mathrm{f}(\mathrm{Xin})=8 \mathrm{MHz}$ divided by 64
- Transfer direction : LSB first
- The receiver outputs the quasi-Srdy signal at 2 ms intervals which the timer generates, and 2-byte data is transferred from the transmitter to the receiver.

Figure 2.7.9 shows a connection diagram, Figure 2.7 .10 shows a timing chart, Figure 2.7 .11 shows the control procedure of transmitter, and Figure 2.7 .12 shows an example of control procedure of receiver.


Fig. 2.7.9 Connection diagram


Fig. 2.7.10 Timing chart


Note: When direction register of $\mathrm{P} 13 /$ SdATA2 pin is set to the input mode and the internal clock is selected, the Sdata2 pin is in a high impedance state after the data transfer is completed.

Fig. 2.7.11 Control procedure of transmission side


Notes 1: The transmit/receive shift completion flag of the serial I/O2 control register is "1" after transmit/receive shift is completed. In order to set " 0 " to this flag, set data (dummy data at receive) to the serial I/O2 register by program.
2: Bit 7 (transmit/receive shift completion flag) of the serial I/O2 control register is set earlier than the completion of the actual shift operation for a half cycle of shift clock. Accordingly, when the shift completion is checked by using this bit, read/write the serial //O2 register after a half or more cycle of clock from the setting " 1 " to this bit is checked.

Fig. 2.7.12 Control procedure of reception side

### 2.7.4 Notes on serial I/O2

Notes on using serial I/O2 are described below.

## (1) Note on serial I/O1

Serial I/O2 can be used only when serial I/O1 is not used or serial I/O1 is used as UART and the BRG output divided by 16 is selected as the synchronous clock.

## (2) Note on Sclк2 pin

When an external clock is selected, set " 0 " to bit 2 of the port P1 direction register (input mode).

## (3) Note on Sdataz pin

When $\mathrm{P} 1_{3} /$ Srdyy $_{\text {rid }}$ Sataz pin is used as the Sdata input, set " 0 " to bit 3 of the port P1 direction register (input mode).
When the internal clock is selected as the transfer and $\mathrm{P}_{13} /$ Soataz $^{\text {pin }}$ is set to the input mode, the Sdataz pin is in a high-impedance state after the data transfer is completed.

## (4) Notes on serial I/O2 transmit/receive shift completion flag

(1) The transmit/receive shift completion flag of the serial I/O2 control register is "1" after transmit/ receive shift is completed. In order to set " 0 " to this flag, set data (dummy data at receive) to the serial I/O2 register by program.
(2) Bit 7 (transmit/receive shift completion flag) of the serial I/O2 control register is set earlier than the completion of the actual shift operation for a half cycle of shift clock. Accordingly, when the shift completion is checked by using this bit, read/write the serial I/O2 register after a half or more cycle of clock from the setting " 1 " to this bit is checked.

### 2.8 A/D converter

This paragraph explains the registers setting method and the notes relevant to the A/D converter.

### 2.8.1 Memory map



Fig. 2.8.1 Memory map of registers relevant to A/D converter

### 2.8.2 Relevant registers



Fig. 2.8.2 Structure of A/D control register

A/D conversion register (low-order)
b7 b6 b5 b4 b3 b2 b1 b0


A/D conversion register (low-order) (ADL) [Address : 3516]

| B | Function |  |  | At reset | R |
| :---: | :---: | :---: | :---: | :---: | :---: | W.

Fig. 2.8.3 Structure of A/D conversion register (low-order)


Fig. 2.8.4 Structure of A/D conversion register (high-order)

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 2.8.5 Structure of Interrupt request register 2

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 2 (ICON2) [Address : 3F 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 1 | Timer Z interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Timer A interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 3 | Serial I/O2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | 0 |
| 4 | AD conversion interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | Timer 1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 | 0 |
| 6 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | 0 | $\times$ |

Fig. 2.8.6 Structure of Interrupt control register 2

### 2.8.3 A/D converter application examples

(1) Setting of $A / D$ converter

Figure 2.8 .7 shows the relevant registers setting.

Process 1: Disable A/D conversion interrupt.


Process 2: Set A/D control register.


Note: These can be used only for 36 -pin version.

Process 3: In order not to execute the no requested interrupt processing, set " 0 " (no requested) to the $A / D$ conversion interrupt request bit.


Interrupt request register 2 (IREQ2) [Address 3D16]
No A/D conversion interrupt request issued

Process 4: When the interrupt is used, set "1" (interrupt enabled) to the $A / D$ conversion interrupt enable bit.


Process 5: Start A/D conversion.


Fig. 2.8.7 Relevant registers setting

## (2) Control procedure

Outline : The analog input voltage input from a sensor is converted to digital values.
Specifications : •The analog input voltage input from a sensor is converted to digital values. - $\mathrm{P} 2_{0} / \mathrm{ANo}$ pin is used as an analog input pin.

Figure 2.8 .8 shows a connection diagram, and Figure 2.8 .9 shows an example of control procedure.


Fig. 2.8.8 Connection diagram


Notes 1: In this case, the A/D conversion interrupt is used.
2: The completion of the A/D conversion is checked by the following;

- The A/D conversion completion bit of the A/D control register is "1".
- The A/D conversion interrupt request bit of the interrupt request register 2 is " 1 ".
- Branch to the A/D conversion interrupt processing routine is executed. (In this time, the $A / D$ conversion interrupt is enabled.)
3: At 10-bit read: the conversion result of the high-order 2 bits ( $\mathrm{b} 9, \mathrm{~b} 8$ ) can be read. At 8-bit read: Not used.
4: At 10-bit read: the conversion result of the low-order 8 bits (b7 to b0) can be read. At 8 -bit read: the conversion result of b7 to b0 can be read.

Fig. 2.8.9 Control procedure

### 2.8.4 Notes on A/D converter

Notes on A/D converter are described below.

## (1) Analog input pin

Figure 2.8 .10 shows the internal equivalent circuit of an analog input. In order to execute the A/D conversion correctly, to complete the charge to an internal capacitor within the specified time is required. The maximum output impedance of the analog input source required to complete the charge to a capacitor within the specified time is as follows;

About $35 \mathrm{k} \Omega($ at $\mathrm{f}(\mathrm{Xin})=8 \mathrm{MHz})$
When the maximum output impedance exceeds the above value, equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ between an analog input pin and Vss.
Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion/comparison precision to be worse.


Fig. 2.8.10 Connection diagram
(2) Clock frequency during $A / D$ conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A/D conversion.

- $f($ Xin $)$ is 500 kHz or more
- Do not execute the STP instruction
(3) Note on $A / D$ converter

As for AD translation accuracy, on the following operating conditions, accuracy may become low.
(1) Since the analog circuit inside a microcomputer becomes sensitive to noise when VREF voltage is set up lower than Vcc voltage, accuracy may become low rather than the case where VREF voltage and Vcc voltage are set up to the same value.
(2) When VREF voltage is lower than [3.0 V], the accuracy at the low temperature may become extremely low compared with that at room temperature When the system would be used at low temperature, the use at $\mathrm{VREF}=3.0 \mathrm{~V}$ or more is recommended.

### 2.9 Oscillation control

This paragraph explains the registers setting method and the notes relevant to the oscillation control.

### 2.9.1 Memory map



Fig. 2.9.1 Memory map of registers relevant to oscillation control

### 2.9.2 Relevant registers



Fig. 2.9.2 Structure of MISRG

Watchdog timer control register
b7 b6 b5 b4 b3 b2 b1 b0


Watchdog timer control register (WDTCON) [Address : $39{ }^{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Watchdog timer H <br> (The high-order 6 bits are read-only bits.) |  | 1 | $\bigcirc$ | $\times$ |
| 1 |  |  | 1 | $\bigcirc$ | $\times$ |
| 2 |  |  | 1 | $\bigcirc$ | $\times$ |
| 3 |  |  | 1 | $\bigcirc$ | $\times$ |
| 4 |  |  | 1 | $\bigcirc$ | $\times$ |
| 5 |  |  | 1 | $\bigcirc$ | $\times$ |
| 6 | STP instruction disable bit | 0 : STP instruction enabled <br> 1 : STP instruction disabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Watchdog timer H count source selection bit | 0 : Watchdog timer L underflow <br> 1 : f(Xin)/16 | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 2.9.3 Structure of Watchdog timer control register

## CPU mode register

b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: The bit can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. However, by reset the bit is initialized and can be rewritten, again.
(It is not disable to write any data to the bit for emulator MCU "M37540RSS".)
2: These bits are used only when a ceramic oscillation is selected. Do not use these when an RC oscillation is selected.

Fig. 2.9.4 Structure of CPU mode register

### 2.9.3 Application example of on-chip oscillator

The on-chip oscillator is the oscillation circuit which is equipped with the 7540 Group. External circuits can be eliminated by using this oscillator as the operation clock or by using this oscillator with a ceramic or RC oscillation circuit. When this oscillator is used as the operation clock, all peripheral functions can be used. In this section, the setting method and application example are explained.

Note: The 7540 Group starts operation by the on-chip oscillator.

## (1) Setting method

Figure 2.9 .5 shows the setting method when the on-chip oscillator is used as the operation clock.

Process 1: Enable on-chip oscillator oscillation.


CPU mode register (CPUM) [Address 3B16]
on-chip oscillatior oscillation enabled

Process 2: Set the operation clock to on-chip oscillator.


CPU mode register (CPUM) [Address 3B16]
Applied from on-chip oscillator

Process 3: When $f(X I N)$ is not used, stop $f(X i N)$.


CPU mode register (CPUM) [Address 3B16]
Ceramic or RC oscillation stop
Fig. 2.9.5 Setting method when the on-chip oscillator is used as the operation clock
(2) Example of control procedure

Outline: The frequency of the on-chip oscillator is measured, and an error by the power source voltage or temperature is confirmed.
Specifications: - The $f\left(X_{i n}\right)=4 \mathrm{MHz}$ is divided by timer $Z$ and 10 ms is detected. The on-chip oscillator is divided by timer $Y$.

- The count value of timer $Y$ is read out in the timer $Z$ interrupt processing routine which occurs every 10 ms , and an error from $f\left(X_{\mathrm{II}}\right)$ is confirmed.

Figure 2.9.6 shows an example of control procedure.


Notes 1: For the concrete time, ask the oscillator manufacture
2: In this example, this setting cannot be selected
3: $10 \mathrm{~ms}=1 / 4 \mathrm{MHz} \times 2 \times(\mathrm{F} 916+1) \times(4 \mathrm{~F} 16+1)$

ratio


Fig. 2.9.6 Control procedure

### 2.9.4 Oscillation stop detection circuit

The oscillation stop detection circuit can be used to detect the stop by some failure or disconnection of an external ceramic oscillation circuit.
In this section, the setting method and application example.

## (1) Operation description

When the stop of an external oscillation circuit is detected by the oscillation stop detection circuit, the oscillation stop detection status bit of MISRG is set to "1" and the internal reset occurs.
The 7540 Group starts operation by the on-chip oscillator after system is released from reset. Accordingly, error of the external oscillation circuit can be detected by checking the oscillation stop detection status bit after system starts operation.

Notes 1: When the stop mode is used, set the oscillation stop detection function to "invalid".
2: When $f\left(X_{i n}\right)$ oscillation is stopped, set the oscillation stop detection function to "invalid".

## (2) Setting method

Figure 2.9 .7 shows the initial setting method oscillation stop detection circuit.
Figure 2.9.8 shows the setting method for the oscillation stop detection circuit in the main processing.

* Execute the following set at the beginning of program after system is released from reset.

Process 1: Check that reset by oscillation stop detection is executed by referring the oscillation stop detection status bit.


MISRG (MISRG) [Address 3816]
Oscillation stop detection status bit
0 : Oscillation stop not detected
1: Oscillation stop detected

- Oscillation stop is detected

Some error occus in the oscillation circuit.
Do not switch the operation clock and execute the processing when some error occurs.

- Oscillation stop is not detected

Execute the Process 2.

Process 2: Select oscillation mode.


CPU mode register (CPUM) [Address 3B16]
Oscillation mode selection bit (Note)
0 : Ceramic oscillation
1: RC oscillation
Note: The bit can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. However, by reset the bit is initialized and can be rewritten, again. (It is not disable to write any data to the bit for emulator MCU "M37540RSS").

Process 3: Wait oscillation stabilizing (Note).
Note: This process can be eliminated when the RC oscillation is selected. For the oscillation stabilizing time, ask the oscillator manufacture.

Process 4: Set the ceramic or RC oscillation stop detection function active bit.


MISRG (MISRG) [Address 3816]
Detection function active (Note)
Note: When some error occurs in the oscillation circuit, system is released from reset after setting of Process 4 is executed.

Process 5: Select clock division ratio.


## CPU mode register (CPUM) [Address 3B16]

Clock division ratio selection bits
b7b6
$00: f(\phi)=f(X$ In $) / 2$ (high-speed mode)
0 1: $\mathrm{f}(\phi)=\mathrm{f}(\mathrm{XIN}) / 8$ (middle-speed mode)
10 : Applied from on-chip oscillator
$11: f(\phi)=f(X \mid \mathbb{N})$ (double-speed mode) (Note)
Note: These bits are used only when a ceramic oscillation is selected.
Do not use these when an RC oscillation is selected.

Fig. 2.9.7 Initial setting method for the oscillation stop detection circuit

Process: Start on-chip oscillation when it is stopped.


CPU mode register (CPUM) [Address 3B16]
On-chip oscillatior oscillation enabled

Process 2: Set ceramic or RC oscillation stop detection function active bit.


MISRG (MISRG) [Address 3816]
Detection function active (Note)

Note: When some error occurs in the oscillation circuit, system is released from reset after setting of Process 2 is executed.

Fig. 2.9.8 Setting method for the oscillation stop detection circuit in main processing

### 2.9.5 State transition

In the 7540 Group, the operation clock is selected from the following 4 types.

- $f\left(X_{i n}\right) / 2$ (high-speed mode)
- $\mathrm{f}\left(\mathrm{Xin}_{\mathrm{in}}\right) / 8$ (middle-speed mode)
- On-chip oscillator
- $f\left(X_{\text {in }}\right)$ (double-speed mode) (Note 1)

Note 1: $f\left(X_{\text {in }}\right)$ can be used only at the ceramic oscillation. Do not use $f\left(X_{\text {in }}\right)$ at RC oscillation.
Also, in the 7540 Group, the function to stop CPU operation by software and to keep CPU wait in the following 2-type low power dissipation.

- Stop mode with the STP instruction (Notes 2, 3, 4, 5, 6, 7)
- Wait mode with the WIT instruction (Note 8)

Notes 2: When the stop mode is used, set the oscillation stop detection function to "invalid".
3: When the stop mode is used, set " 0 " (STP instruction enabled) the STP instruction disable bit of the watchdog timer control register.
4: Timer 1 can be used to set the oscillation stabilizing time after release of the STP instruction. The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/ "not set automaticallzy" by the oscillation stabilizing time set bit after release of the STP instruction of MISRG. When " 0 " is set to this bit, " $01_{16}$ " is set to timer 1 and " $F F_{16}$ " is set to prescaler 1 automatically. When " 1 " is set to this bit, nothing is set to timer 1 and prescaler 1. Therefore, set the wait time according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.
5: The STP instruction cannot be used during CPU is operating by the on-chip oscillator.
6: When the stop mode is used, stop the on-chip oscillator oscillation.
7: Do not execute the STP instruction during the A/D conversion.
8: When the wait mode is used, stop the clock except the operation clock source.
Figure 2.9.9 shows the state transition.


Fig. 2.9.9 State transition

## (1) Example of control procedure

Outline: The on-chip oscillator is used, and the intermittent operation for the low-power dissipation can be realized.
Specifications: A mode is selected from the following modes 1 to 4 according to the usage condition.
The return from mode 1 is executed by the timer A interrupt request which occurs every 0.5 s .
Mode 1: Wait mode by the on-chip oscillator oscillation
Operation clock source: On-chip oscillator
CPU stop, ceramic oscillation stop, on-chip oscillator oscillation
Mode 2: Middle-speed mode by the on-chip oscillator oscillation
Operation clock source: On-chip oscillator
CPU operation, ceramic oscillation stop, on-chip oscillator oscillation
Mode 3: Middle-speed mode by the ceramic oscillation
Operation clock source: Ceramic oscillation
CPU operation, ceramic oscillation, on-chip oscillator oscillation
Mode 4: Double-speed mode by the ceramic oscillation
Operation clock source: Ceramic oscillation
CPU operation, ceramic oscillation, on-chip oscillator oscillation

Figure 2.9.10 shows an example of mode transition and Figure 2.9 .11 shows an example of control procedure.


Fig. 2.9.10 Example of mode transition


Fig. 2.9.11 Control procedure

### 2.9.6 Notes on oscillation stop detection circuit

Notes on using oscillation stop detection circuit are described below.

## (1) Note on on-chip oscillator

(1) The 7540 Group starts operation by the on-chip oscillator.
(2) On-chip oscillator operation

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.

## (2) Notes on oscillation circuit stop detection circuit

(1) When the stop mode is used, set the oscillation stop detection function to "invalid".
(2) When $f\left(X_{i n}\right)$ oscillation is stopped, set the oscillation stop detection function to "invalid".
(3) The oscillation stop detection circuit is not included in the emulator MCU "M37540RSS".
(3) Notes on stop mode
(1) When the stop mode is used, set the oscillation stop detection function to "invalid".
(2) When the stop mode is used, set "0" (STP instruction enabled) to the STP instruction disable bit of the watchdog timer control register.
(3) Timer 1 can be used to set the oscillation stabilizing time after release of the STP instruction. The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/ "not set automatically" by the oscillation stabilizing time set bit after release of the STP instruction of MISRG. When " 0 " is set to this bit, " $01_{16}$ " is set to timer 1 and " $F F_{16}$ " is set to prescaler 1 automatically. When " 1 " is set to this bit, nothing is set to timer 1 and prescaler 1 . Therefore, set the wait time according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.
(4) The STP instruction cannot be used during CPU is operating by the on-chip oscillator.
(5) When the stop mode is used, stop the on-chip oscillator oscillation.
(6) Do not execute the STP instruction during the A/D conversion.
(4) Note on wait mode
(1) When the wait mode is used, stop the clock except the operation clock source.

## (5) Notes on state transition

(1) When the operation clock source is $f\left(X_{i n}\right)$, the CPU clock division ratio can be selected from the following;

- $f\left(X_{\text {IN }}\right) / 2$ (high-speed mode)
- $f(X i \mathrm{~N}) / 8$ (middle-speed mode)
- $f\left(X_{\text {in }}\right)$ (double-speed mode)

The double-speed mode can be used only at ceramic oscillation.
Do not use the mode at RC oscillation.
(2) Stabilize the $f(X i n)$ oscillation to change the operation clock source from the on-chip oscillator to $f(X i n)$.
(3) When the on-chip oscillation is used as the operation clock, the CPU clock division ratio is the middle-speed mode.
(4) When the state transition state $2 \rightarrow$ state $3 \rightarrow$ state 4 is performed, execute the NOP instruction as shown below according to the division ratio of CPU clock.

- CPUM ${ }_{76} \rightarrow 10_{2}$ (State $2 \rightarrow$ state 3 )
- NOP instruction
- CPUM $_{4} \rightarrow 1_{2}$ (State $3 \rightarrow$ state 4 )

Double-speed mode at on-chip oscillator: NOP×3
High-speed mode at on-chip oscillator: NOP×1
Middle-speed mode at on-chip oscillator: NOP×0

## CHAPTER 3

## APPENDIX

3.1 Electrical characteristics
3.2 Typical characteristics
3.3 Notes on use
3.4 Countermeasures against noise
3.5 List of registers
3.6 Package outline
3.7 List of instruction code
3.8 Machine instructions
3.9 SFR memory map
3.10 Pin configurations
3.11 Differences between 7540 Group and 7531 Group

### 3.1 Electrical characteristics

### 3.1.1 7540 Group (General purpose)

Applied to: M37540M2-XXXFP/SP/GP, M37540M4-XXXFP/SP/GP, M37540E2FP/SP/GP, M37540E8FP/SP/GP

## (1) Absolute Maximum Ratings (General purpose)

Table 3.1.1 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 (Note 1) | V |
| VI | Input voltage P00-P07, P10-P14, P20-P27, P30-P37, VREF |  | -0.3 to Vcc + 0.3 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss (Note 2) |  | -0.3 to 13 | V |
| Vo | Output voltage P00-P07, P10-P14, P20-P27, P30-P37, Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 (Note 3) | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

Notes 1: This is the rating value for the Mask ROM version.
The rating value for the One Time PROM version is -0.3 to 7.0 V .
2: It is a rating only for the One Time PROM version. Connect to Vss for the mask ROM version.
3: 200 mW for the 32P6U package product.

## (2) Recommended Operating Conditions (General purpose)

Table 3.1.2 Recommended operating conditions (1)
( V cc $=2.2$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (ceramic) | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.2 | 5.0 | 5.5 | V |
|  |  | $f($ XIN $)=6 \mathrm{MHz}$ (Double-speed mode) | 4.5 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (Double-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (Double-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=1 \mathrm{MHz}$ (Double-speed mode) | 2.2 | 5.0 | 5.5 | V |
|  | Power source voltage (RC) | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=1 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.2 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  |  | 0 |  | V |
| Vref | Analog reference voltage |  | 2.0 |  | Vcc | V |
| VIH | " H " input voltage P00-P07, P10-P14, P20-P27, P30-P37 |  | 0.8Vcc |  | Vcc | V |
| VIH | "H" input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 2.0 |  | Vcc | V |
| VIH | "H" input voltage RESET, XIN |  | 0.8Vcc |  | Vcc | V |
| VIL | " L " input voltage P00-P07, P10-P14, P20-P27, P30-P37 |  | 0 |  | 0.3 Vcc | V |
| VIL | " $L$ " input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 0 |  | 0.8 | V |
| VIL | "L" input voltage |  | 0 |  | 0.2Vcc | V |
| VIL | $\begin{array}{\|l\|} \hline \text { "L" input voltage } \\ \text { XIN } \\ \hline \end{array}$ |  | 0 |  | 0.16Vcc | V |
| $\sum \mathrm{IOH}$ (peak) | "H" total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -80 | mA |
| $\sum \mathrm{IOL}$ (peak) | " L " total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 80 | mA |
| $\sum \mathrm{IOL}$ (peak) | "L" total peak output current (Note 2) P30-P36 |  |  |  | 60 | mA |
| $\sum \mathrm{IOH}(\mathrm{avg})$ | " H " total average output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -40 | mA |
| EloL(avg) | " L " total average output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 40 | mA |
| EloL(avg) | " L " total average output current (Note 2) P30-P36 |  |  |  | 30 | mA |

Note 1: $\mathrm{Vcc}=4.0$ to 5.5 V
2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.

Table 3.1.3 Recommended operating conditions (2)
( V cc $=2.2$ to 5.5 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol |  | Limits |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: |
|  | Parameter | Min. | Typ. | Max. |

Notes 1: The peak output current is the peak current flowing in each port.
2: The average output current $\mathrm{IOL}(\mathrm{avg}), \mathrm{IOH}(\mathrm{avg})$ in an average value measured over 100 ms .
3: When the oscillation frequency has a duty cycle of $50 \%$.

## (3) Electrical Characteristics (General purpose)

Table 3.1.4 Electrical characteristics (1)
V cc $=2.2$ to 5.5 V , $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P14, P20-P27, P30-P37 (Note 1) | $\begin{aligned} & \mathrm{IOH}=-5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCc}=2.2 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| VoL | "L" output voltage P00-P07, P10-P14, P20-P27, P37 | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.0 \mathrm{~mA} \\ & \mathrm{Vcc}=2.2 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VOL | "L" output voltage P30-P36 | $\begin{aligned} & \hline \mathrm{IOL}=15 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{Vcc}=2.2 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| V $\mathrm{T}_{+}-\mathrm{V}^{\text {- }}$ | Hysteresis CNTR 0 , CNTR1, INT0, INT1(Note 2) P00-P07 (Note 3) |  |  | 0.4 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RxD, ScLK1, ScLK2, SdATA2 (Note 2) |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{\text {- }}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{Vcc}$ <br> (Pin floating. Pull up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{Vss}$ <br> (Pin floating. Pull up transistors "off") |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P30-P37 | $\begin{array}{\|l\|} \hline \text { VI = VSS } \\ \text { (Pull up transistors "on") } \end{array}$ |  | -0.2 | -0.5 | mA |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |
| Rosc | On-chip oscillator oscillation frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | 3000 | kHz |
| Dosc | Oscillation stop detection circuit detection frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 62.5 | 125 | 187.5 | kHz |

Notes 1: P11 is measured when the P11/TxD1 P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: RXD1, ScLK1, ScLK2, SDATA2, INT0, and INT1 have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to " 0 " (CMOS level).
3: It is available only when operating key-on wake up.

Table 3.1.5 Electrical characteristics (2)
( $\mathrm{V}_{\mathrm{cc}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| ICC | Power source current | One Time PROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 5.0 | 8.0 | mA |
|  |  |  | High-speed mode, $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.2 \mathrm{~V}$ Output transistors "off" |  |  | 0.5 | 1.5 | mA |
|  |  |  | Double-speed mode, $\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}$ Output transistors "off" |  |  | 6.0 | 10.0 | mA |
|  |  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  |  | On-chip oscillator operation mode, Vcc = 5 V Output transistors "off" |  |  | 350 | 1000 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.2 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  |  | Increment when $\mathrm{A} / \mathrm{D}$ conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | Mask ROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 3.5 | 6.5 | mA |
|  |  |  | High-speed mode, $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.2 \mathrm{~V}$ Output transistors "off" |  |  | 0.4 | 1.2 | mA |
|  |  |  | Double-speed mode, $\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}$ Output transistors "off" |  |  | 4.5 | 8.0 | mA |
|  |  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 300 | 900 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.2 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  |  | Increment when A/D conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

## (4) A/D Converter Characteristics (General purpose)

Table 3.1.6 A/D Converter characteristics
( $\mathrm{V}_{\mathrm{cc}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


## (5) Timing Requirements (General purpose)

Table 3.1.7 Timing requirements (1)
( $\mathrm{V}_{\mathrm{cc}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 125 |  |  | ns |
| twh(Xin) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 200 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 80 |  |  | ns |
| twL(CNTR0) | CNTR0, INT0, INT1, input "L" pulse width | 80 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 2000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 800 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 800 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| twh(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD1-ScLK1) | Serial I/O1 input set up time | 220 |  |  | ns |
| th(SCLK1-RxD1) | Serial I/O1 input hold time | 100 |  |  | ns |
| tC(SCLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(SDATA2-ScLK2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(ScLK2-SDATA2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.
Table 3.1.8 Timing requirements (2)
( $\mathrm{V} \mathrm{cc}=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 250 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 100 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 100 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 500 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 230 |  |  | ns |
| twL(CNTRo) | CNTRo, INT0, INT1, input "L" pulse width | 230 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 4000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 1600 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 1600 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| twh(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD1-ScLK1) | Serial I/O1 input set up time | 400 |  |  | ns |
| th(SCLK1-RxD1) | Serial I/O1 input hold time | 200 |  |  | ns |
| tc(SCLK2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(SDATA2-SCLK2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(SCLK2-SDATA2) | Serial I/O2 input hold time | 400 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001 A 16 ) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.

Table 3.1.9 Timing requirements (3)
( $\mathrm{V}_{\mathrm{cc}}=2.2$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 500 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 200 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 200 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 1000 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 460 |  |  | ns |
| twL(CNTRo) | CNTRo, INT0, INT1, input "L" pulse width | 460 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 8000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 3200 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 3200 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 4000 |  |  | ns |
| tWH(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 1900 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 1900 |  |  | ns |
| tsu(RxD1-SCLK1) | Serial I/O1 input set up time | 800 |  |  | ns |
| th(ScLK1-RxD1) | Serial I/O1 input hold time | 400 |  |  | ns |
| tc(SCLK2) | Serial I/O2 clock input cycle time | 4000 |  |  | ns |
| tWH(SCLK2) | Serial I/O2 clock input "H" pulse width | 1900 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 1900 |  |  | ns |
| tsu(SDATA2-SCLK2) | Serial I/O2 input set up time | 800 |  |  | ns |
| th(SCLK2-SDATA2) | Serial I/O2 input hold time | 800 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.

## (6) Switching Characteristics (General purpose)

Table 3.1.10 Switching characteristics (1)
( V cc $=4.0$ to 5.5 V , V ss $=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-30 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tC(SCLK1)/2-30 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 140 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 30 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 30 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tC(SCLK2)/2-30 |  |  | ns |
| twL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(ScLK2)/2-30 |  |  | ns |
| td(SCLK2-SDATA2) | Serial I/O2 output delay time |  |  | 140 | ns |
| tv(SCLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 30 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 30 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 10 | 30 | ns |

Note 1: Pin Xout is excluded.
Table 3.1.11 Switching characteristics (2)
( V cc $=2.4$ to 5.5 V , V ss $=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-50 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tc(ScLK1)/2-50 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 350 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 50 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 50 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tc(SCLK2)/2-50 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(SCLK2)/2-50 |  |  | ns |
| td(SCLK2-SDATA2) | Serial I/O2 output delay time |  |  | 350 | ns |
| tv(SCLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 50 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 20 | 50 | ns |

Note 1: Pin Xout is excluded.

Table 3.1.12 Switching characteristics (3)
( $\mathrm{V} \mathrm{cc}=2.2$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-70 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tc(ScLK1)/2-70 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 450 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 70 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 70 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tc(SCLK2)/2-70 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(ScLK2)/2-70 |  |  | ns |
| td(SCLK2-SDATA2) | Serial I/O2 output delay time |  |  | 450 | ns |
| tv(ScLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 70 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 70 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 25 | 70 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 25 | 70 | ns |

Note 1: Pin Xout is excluded.


Fig. 3.1.1 Switching characteristics measurement circuit diagram (General purpose)


Fig. 3.1.2 Timing chart (General purpose)

### 3.1.2 7540Group (Extended operating temperature version)

Applied to: M37540M2T-XXXFP/GP, M37540M4T-XXXFP/GP, M37540E8T-XXXFP/GP
(2) Absolute Maximum Ratings (Extended operating temperature version)

Table 3.1.13 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 (Note 1) | V |
| VI | Input voltage P00-P07, P10-P14, P20-P27, P30-P37, VREF |  | -0.3 to Vcc + 0.3 | V |
| VI | Input voltage RESET, XIN, CNVss |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage <br> P00-P07, P10-P14, P20-P27, P30-P37, Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 (Note 2) | mW |
| Topr | Operating temperature |  | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Notes 1: This is the rating value for the Mask ROM version.
The rating value for the One Time PROM version is -0.3 to 7.0 V .
2: 200 mW for the 32P6U package product.
(2) Recommended Operating Conditions (Extended operating temperature version)

Table 3.1.14 Recommended operating conditions (1)
( V cc $=2.4$ to 5.5 V , $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (ceramic) | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}$ (Double-speed mode) | 4.5 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (Double-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (Double-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  | Power source voltage (RC) | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  |  | 0 |  | V |
| Vref | Analog reference voltage |  | 2.0 |  | Vcc | V |
| VIH | "H" input voltageP00-P07, P10-P14, P20-P27, P30-P37 |  | 0.8Vcc |  | Vcc | V |
| VIH | "H" input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 2.0 |  | Vcc | V |
| VIH | $\begin{aligned} & \text { "H" input voltage } \\ & \hline \text { RESET, XIN } \end{aligned}$ |  | 0.8Vcc |  | Vcc | V |
| VIL | $\begin{aligned} & \text { "L" input voltage } \\ & \text { P00-P07, P10-P14, P20-P27, P30-P37 } \end{aligned}$ |  | 0 |  | 0.3Vcc | V |
| VIL | "L" input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 0 |  | 0.8 | V |
| VIL | "L" input voltageRESET, CNVss |  | 0 |  | 0.2Vcc | V |
| VIL | "L" input voltage XIN |  | 0 |  | 0.16Vcc | V |
| $\sum \mathrm{IOH}$ (peak) | "H" total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -80 | mA |
| $\sum \mathrm{IOL}$ (peak) | "L" total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 80 | mA |
| $\sum \mathrm{IOL}$ (peak) | "L" total peak output current (Note 2) P30-P36 |  |  |  | 60 | mA |
| $\sum \mathrm{IOH}(\mathrm{avg})$ | " H " total average output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -40 | mA |
| $\sum \mathrm{IOL}(\mathrm{avg})$ | " L " total average output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 40 | mA |
| $\sum \mathrm{loL}(\mathrm{avg})$ | "L" total average output current (Note 2) P30-P36 |  |  |  | 30 | mA |

Note 1: $\mathrm{Vcc}=4.0$ to 5.5 V
2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.

Table 3.1.15 Recommended operating conditions (2)
( V cc $=2.4$ to 5.5 V , $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IOH (peak) | "H" peak output current (Note 1) P00- | 07, P10-P14, P20-P27, P30-P37 |  |  | -10 | mA |
| IOL(peak) | "L" peak output current (Note 1) | 07, P10-P14, P20-P27, P37 |  |  | 10 | mA |
| IOL(peak) | "L" peak output current (Note 1) P30-P36 |  |  |  | 30 | mA |
| IOH(avg) | "H" average output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -5 | mA |
| IOL(avg) | "L" average output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 5 | mA |
| IOL(avg) | "L" average output current (Note 2) P30-P36 |  |  |  | 15 | mA |
| f (XIN) | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\mathrm{VCC}=4.5 \text { to } 5.5 \mathrm{~V}$ <br> Double-speed mode |  |  | 6 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\mathrm{Vcc}=4.0 \text { to } 5.5 \mathrm{~V}$ <br> Double-speed mode |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\mathrm{Vcc}=2.4 \text { to } 5.5 \mathrm{~V}$ <br> Double-speed mode |  |  | 2 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\begin{aligned} & \text { VCC }=4.0 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 8 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\begin{aligned} & \hline \text { VCC }=2.4 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \\ & \hline \end{aligned}$ |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at RC oscillation | $\begin{aligned} & \text { Vcc }=4.0 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at RC oscillation | $\begin{aligned} & \text { VCC }=2.4 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 2 | MHz |

Notes 1: The peak output current is the peak current flowing in each port.
2: The average output current $\mathrm{IOL}(\mathrm{avg})$, $\mathrm{IOH}(\mathrm{avg})$ in an average value measured over 100 ms .
3: When the oscillation frequency has a duty cycle of $50 \%$.
3.1 Electrical characteristics
(3) Electrical Characteristics (Extended operating temperature version)

Table 3.1.16 Electrical characteristics (1)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P14, P20-P27, P30-P37 (Note 1) | $\begin{aligned} & \mathrm{IOH}=-5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCc}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| VOL | "L" output voltage P00-P07, P10-P14, P20-P27, P37 | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VOL | "L" output voltage P30-P36 | $\begin{array}{\|l\|} \hline \mathrm{IOL}=15 \mathrm{~mA} \\ \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \\ \hline \end{array}$ |  |  | 2.0 | V |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{IOL}=1.5 \mathrm{~mA} \\ \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \\ \hline \end{array}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{-}$ | Hysteresis CNTRo, CNTR1, INT0, INT1(Note 2) P00-P07 (Note 3) |  |  | 0.4 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V}^{-}$ | Hysteresis RxD, Sclk1, Sclk2, Sdata2 (Note 2) |  |  | 0.5 |  | V |
| $\mathrm{V}_{\text {+ }+ \text { - }} \mathrm{T}^{-}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{Vcc}$ <br> (Pin floating. Pull up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | " H " input current | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | V I $=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{VSS}$ <br> (Pin floating. Pull up transistors "off") |  |  | $-5.0$ | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss | V = $=\mathrm{Vss}$ |  |  | $-5.0$ | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | V = $=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P30-P37 | $\begin{array}{\|l\|} \hline \text { VI = Vss } \\ \text { (Pull up transistors "on") } \\ \hline \end{array}$ |  | -0.2 | -0.5 | mA |
| VRam | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |
| Rosc | On-chip oscillator oscillation frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | 3000 | kHz |
| Dosc | Oscillation stop detection circuit detection frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 62.5 | 125 | 187.5 | kHz |

Notes 1: P11 is measured when the P11/TxD1 P-channel output disable bit of the UART control register (bit 4 of address 001B16) is " 0 ".
2: RxD1, Sclk1, Sclk2, SdATA2, INT0, and INT1 have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to " 0 " (CMOS level).
3: It is available only when operating key-on wake up.

Table 3.1.17 Electrical characteristics (2)
( $\mathrm{V} \mathrm{cc}=2.4$ to 5.5 V , $\mathrm{V} \mathrm{ss}=0 \mathrm{~V}$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | One Time PROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 5.0 | 8.0 | mA |
|  |  | High-speed mode, $f(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ Output transistors "off" |  |  | 0.5 | 1.5 | mA |
|  |  | Double-speed mode, $\mathrm{f}(\mathrm{XIN})=6 \mathrm{MHz}$, Output transistors "off" |  |  | 6.0 | 10.0 | mA |
|  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$, Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 350 | 1000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | Mask ROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 3.5 | 6.5 | mA |
|  |  | High-speed mode, $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ Output transistors "off" |  |  | 0.4 | 1.2 | mA |
|  |  | Double-speed mode, $f(\mathrm{XIN})=6 \mathrm{MHz}$ Output transistors "off" |  |  | 4.5 | 8.0 | mA |
|  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 300 | 900 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  | $f(X I N)=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  |  | 10 | $\mu \mathrm{A}$ |

(4) A/D Converter Characteristics (Extended operating temperature version)

Table 3.1.18 A/D Converter characteristics

| ( $\mathrm{V} \mathrm{cc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Parameter | Test conditions | Limits |  |  | Unit |
|  |  |  |  | Min. | Typ. | Max. |  |
| One Time PROM version | - | Resolution |  |  |  | 10 | Bits |
|  | - | Linearity error | $\begin{aligned} & \mathrm{VcC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 3$ | LSB |
|  | - | Differential nonlinear error | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 0.9$ | LSB |
|  | Vot | Zero transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 0 | 5 | 20 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 0 | 3 | 15 | mV |
|  | VFST | Full scale transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 5105 | 5115 | 5125 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 3060 | 3069 | 3075 | mV |
|  | tCONV | Conversion time |  |  |  | 122 | tc(XIN) |
|  | RLADDER | Ladder resistor |  |  | 55 |  | $\mathrm{k} \Omega$ |
|  | IVREF | Reference power source input current | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  |  | VREF $=3.0 \mathrm{~V}$ | 50 | 70 | 120 |  |
|  | II(AD) | A/D port input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |
| Mask ROM version | - | Resolution |  |  |  | 10 | Bits |
|  | - | Linearity error | $\begin{aligned} & \mathrm{VcC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 3$ | LSB |
|  | - | Differential nonlinear error | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 1.5$ | LSB |
|  | VOT | Zero transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 0 | 15 | 35 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 0 | 9 | 21 | mV |
|  | VFST | Full scale transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 5105 | 5125 | 5150 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 3060 | 3075 | 3090 | mV |
|  | tCONV | Conversion time |  |  |  | 122 | tc(XIN) |
|  | RLADDER | Ladder resistor |  |  | 55 |  | k $\Omega$ |
|  | IVREF | Reference power source input current | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  |  | VREF $=3.0 \mathrm{~V}$ | 30 | 70 | 120 |  |
|  | $\mathrm{II}(\mathrm{AD})$ | A/D port input current |  |  |  | 5.0 | $\mu \mathrm{A}$ |

## (5) Timing Requirements (Extended operating temperature version)

Table 3.1.19 Timing requirements (1)
( $\mathrm{V}_{\mathrm{cc}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 125 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 200 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 80 |  |  | ns |
| twL(CNTR0) | CNTRo, INT0, INT1, input "L" pulse width | 80 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 2000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 800 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 800 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| tWH(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD1-SCLK1) | Serial I/O1 input set up time | 220 |  |  | ns |
| th(ScLK1-RxD1) | Serial I/O1 input hold time | 100 |  |  | ns |
| tC(SCLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(SDATA2-ScLK2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(ScLK2-SDATA2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.
Table 3.1.20 Timing requirements (2)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 250 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 100 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 100 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 500 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 230 |  |  | ns |
| twL(CNTR0) | CNTRo, INT0, INT1, input "L" pulse width | 230 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 4000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 1600 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 1600 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| tWH(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD1-ScLK1) | Serial I/O1 input set up time | 400 |  |  | ns |
| th(ScLK1-RxD1) | Serial I/O1 input hold time | 200 |  |  | ns |
| tc(SCLK2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(SDATA2-SCLK2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(SCLK2-SDATA2) | Serial I/O2 input hold time | 400 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.
(6) Switching Characteristics (Extended operating temperature version)

Table 3.1.21 Switching characteristics (1)
( $\mathrm{V}_{\mathrm{cc}}=4.0$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-30 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock output "L" pulse width | tc(SCLK1)/2-30 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 140 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 30 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 30 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tc(SCLK2)/2-30 |  |  | ns |
| twL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(SCLK2)/2-30 |  |  | ns |
| td(ScLK2-SDATA2) | Serial I/O2 output delay time |  |  | 140 | ns |
| tv(SCLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 30 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 30 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 10 | 30 | ns |

Note 1: Pin Xout is excluded.
Table 3.1.22 Switching characteristics (2)
( $\mathrm{V}_{\mathrm{cc}}=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-50 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tC(SCLK1)/2-50 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 350 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 50 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 50 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tC(SCLK2)/2-50 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock output "L" pulse width | tC(SCLK2)/2-50 |  |  | ns |
| td(ScLK2-SDATA2) | Serial I/O2 output delay time |  |  | 350 | ns |
| tv(SCLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 50 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 20 | 50 | ns |

Note 1: Pin Xout is excluded.


Fig. 3.1.3 Switching characteristics measurement circuit diagram (Extended operating temperature)


CNTR1


INTo, INT1


RESET


Xin


Sclk2
Sdata2 (at receive)


Fig. 3.1.4 Timing chart (Extended operating temperature version)

### 3.1.3 7540Group (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Applied to: M37540M2V-XXXFP/GP, M37540M4V-XXXFP/GP, M37540E8V-XXXFP/GP
(1) Absolute Maximum Ratings (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.23 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 (Note 1) | V |
| VI | Input voltage P00-P07, P10-P14, P20-P27, P30-P37, VREF |  | -0.3 to Vcc + 0.3 | V |
| Vı | Input voltage $\overline{\text { RESET, XIN, CNVss }}$ |  | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage P00-P07, P10-P14, P20-P27, P30-P37, Xout |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 (Note 2) | mW |
| Topr | Operating temperature |  | -40 to 125 (Note 3) | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Notes 1: This is the rating value for the Mask ROM version.
The rating value for the One Time PROM version is -0.3 to 7.0 V .
2: 200 mW for the 32P6U package product.
3: In this version, the operating temperature range and total time are limited as follows;
$55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ : within total 6000 hours,
$85^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ : within total 1000 hours.
(2) Recommended Operating Conditions (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.24 Recommended operating conditions (1)
( $\mathrm{V} \mathrm{cc}=2.4$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $125{ }^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (ceramic) | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (Double-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $f(X I N)=2 \mathrm{MHz}$ (Double-speed mode) | 2.4 | 5.0 | 5.5 | V |
|  | Power source voltage (RC) | $\mathrm{f}(\mathrm{XIN})=4 \mathrm{MHz}$ (High-, Middle-speed mode) | 4.0 | 5.0 | 5.5 | V |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}$ (High-, Middle-speed mode) | 2.4 | 5.0 | 5.5 | V |
| Vss | Power source voltage |  |  | 0 |  | V |
| VREF | Analog reference voltage |  | 2.0 |  | Vcc | V |
| VIH | "H" input voltageP00-P07, P10-P14, P20-P27, P30-P37 |  | 0.8 Vcc |  | Vcc | V |
| VIH | "H" input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 2.0 |  | Vcc | V |
| VIH | " H " input voltage RESET, XIN |  | 0.8Vcc |  | Vcc | V |
| VIL | "L" input voltage P00-P07, P10-P14, P20-P27, P30-P37 |  | 0 |  | 0.3 Vcc | V |
| VIL | "L" input voltage (TTL input level selected) P10, P12, P13, P36, P37 (Note 1) |  | 0 |  | 0.8 | V |
| VIL | "L" input voltageRESET, CNVss |  | 0 |  | 0.2 Vcc | V |
| VIL | "L" input voltage XIN |  | 0 |  | 0.16Vcc | V |
| $\sum \mathrm{IOH}$ (peak) | "H" total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -80 | mA |
| $\sum \mathrm{IOL}$ (peak) | " L " total peak output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 80 | mA |
| $\sum \mathrm{IOL}$ (peak) | "L" total peak output current (Note 2) P30-P36 |  |  |  | 60 | mA |
| $\sum \mathrm{IOH}(\mathrm{avg})$ | "H" total average output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -40 | mA |
| $\sum \mathrm{IOL}(\mathrm{avg})$ | " L " total average output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 40 | mA |
| $\sum \mathrm{IOL}$ (avg) | $\begin{aligned} & \text { "L" total average output current (Note 2) } \\ & \text { P30-P36 } \end{aligned}$ |  |  |  | 30 | mA |

Note 1: $\mathrm{Vcc}=4.0$ to 5.5 V
2: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms . The total peak current is the peak value of all the currents.

## APPENDIX

Table 3.1.25 Recommended operating conditions (2)
( V cc $=2.4$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IOH (peak) | "H" peak output current (Note 1) | P00-P07, P10-P14, P20-P27, P30-P37 |  |  | -10 | mA |
| IOL(peak) | "L" peak output current (Note 1) | P00-P07, P10-P14, P20-P27, P37 |  |  | 10 | mA |
| IOL(peak) | "L" peak output current (Note 1) | P30-P36 |  |  | 30 | mA |
| IOH(avg) | "H" average output current (Note 2) P00-P07, P10-P14, P20-P27, P30-P37 |  |  |  | -5 | mA |
| IOL(avg) | "L" average output current (Note 2) P00-P07, P10-P14, P20-P27, P37 |  |  |  | 5 | mA |
| IOL(avg) | "L" average output current (Note 2) P30-P36 |  |  |  | 15 | mA |
| f (XIN) | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\mathrm{Vcc}=4.0$ to 5.5 V <br> Double-speed mode |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\mathrm{Vcc}=2.4 \text { to } 5.5 \mathrm{~V}$ <br> Double-speed mode |  |  | 2 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\begin{aligned} & \text { VCC }=4.0 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 8 | MHz |
|  | Internal clock oscillation frequency (Note 3) at ceramic oscillation or external clock input | $\begin{aligned} & \text { VCC }=2.4 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at RC oscillation | $\begin{aligned} & \text { VCC }=4.0 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 4 | MHz |
|  | Internal clock oscillation frequency (Note 3) at RC oscillation | $\begin{aligned} & \hline \mathrm{VCC}=2.4 \text { to } 5.5 \mathrm{~V} \\ & \text { High-, Middle-speed mode } \end{aligned}$ |  |  | 2 | MHz |

Notes 1: The peak output current is the peak current flowing in each port.
2: The average output current lol (avg), IOH (avg) in an average value measured over 100 ms .
3: When the oscillation frequency has a duty cycle of $50 \%$.

## (3) Electrical Characteristics (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.26 Electrical characteristics (1)
( $\mathrm{V} \mathrm{cc}=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V} s \mathrm{ss}=0 \mathrm{~V}$, $\mathrm{Ta}=-40$ to $125{ }^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | "H" output voltage P00-P07, P10-P14, P20-P27, P30-P37 (Note 1) | $\begin{aligned} & \mathrm{IOH}=-5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.5 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | "L" output voltage P00-P07, P10-P14, P20-P27, P37 | $\begin{aligned} & \mathrm{IOL}=5 \mathrm{~mA} \\ & \mathrm{Vcc}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.5 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.0 \mathrm{~mA} \\ & \mathrm{VCC}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| VoL | "L" output voltage P30-P36 | $\begin{aligned} & \mathrm{IOL}=15 \mathrm{~mA} \\ & \mathrm{Vcc}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \hline \mathrm{IOL}=1.5 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.3 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{Vcc}=2.4 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis CNTR 0 , CNTR1, INT0, INT1(Note 2) P00-P07 (Note 3) |  |  | 0.4 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis <br> RxD, Sclk1, Sclk2, Sdata2 (Note 2) |  |  | 0.5 |  | V |
| $\mathrm{V} \mathrm{T}_{+}-\mathrm{V} \mathrm{T}_{-}$ | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{Vcc}$ (Pin floating. Pull up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | " H " input current RESET | $\mathrm{VI}=\mathrm{Vcc}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P10-P14, P20-P27, P30-P37 | $\mathrm{VI}=\mathrm{Vss}$ (Pin floating. Pull up transistors "off") |  |  | $-5.0$ | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current P00-P07, P30-P37 | $\begin{aligned} & \text { VI = Vss } \\ & \text { (Pull up transistors "on") } \end{aligned}$ |  | -0.2 | -0.5 | mA |
| Vram | RAM hold voltage | When clock stopped | 2.0 |  | 5.5 | V |
| Rosc | On-chip oscillator oscillation frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | 3000 | kHz |
| Dosc | Oscillation stop detection circuit detection frequency | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | 62.5 | 125 | 187.5 | kHz |

Notes 1: P11 is measured when the P11/TxD1 P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".
2: RxD1, ScLK1, SCLK2, SDATA2, INT0, and INT1 have hysteresises only when bits 0 to 2 of the port P1P3 control register are set to " 0 " (CMOS level).
3: It is available only when operating key-on wake up.

Table 3.1.27 Electrical characteristics (2)
( $\mathrm{V} \mathrm{cc}=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| ICC | One Time PROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 5.0 | 8.0 | mA |
|  |  | High-speed mode, $f(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ Output transistors "off" |  |  | 0.5 | 1.5 | mA |
|  |  | Middle-speed mode, $f(X I N)=8 \mathrm{MHz}$, Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  | On-chip oscillator operation mode, Vcc $=5 \mathrm{~V}$ Output transistors "off" |  |  | 350 | 1000 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  | On-chip oscillator operation mode, VcC $=5 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{VcC}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  | All oscillation stopped (in STP state) <br> Output transistors "off" | Ta $=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=125^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |
|  | Mask ROM version | High-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$ Output transistors "off" |  |  | 3.5 | 6.5 | mA |
|  |  | High-speed mode, $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ Output transistors "off" |  |  | 0.4 | 1.2 | mA |
|  |  | Middle-speed mode, $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}$, Output transistors "off" |  |  | 2.0 | 5.0 | mA |
|  |  | On-chip oscillator operation mode, $\mathrm{Vcc}=5 \mathrm{~V}$ Output transistors "off" |  |  | 300 | 900 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz} \text { (in WIT state), }$ functions except timer 1 disabled, Output transistors "off" |  |  | 1.6 | 3.2 | mA |
|  |  | $\mathrm{f}(\mathrm{XIN})=2 \mathrm{MHz}, \mathrm{Vcc}=2.4 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 0.2 |  | mA |
|  |  | On-chip oscillator operation mode, $\mathrm{VcC}=5 \mathrm{~V}$ (in WIT state), functions except timer 1 disabled, Output transistors "off" |  |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed $\mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ |  |  | 0.5 |  | mA |
|  |  | All oscillation stopped (in STP state) Output transistors "off" | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.1 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=125^{\circ} \mathrm{C}$ |  |  | 50 | $\mu \mathrm{A}$ |

(4) A/D Converter Characteristics (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.28 A/D Converter characteristics
( $\mathrm{V} \mathrm{cc}=2.7$ to 5.5 V , $\mathrm{V} \mathrm{ss}=0 \mathrm{~V}$, $\mathrm{Ta}=-40$ to $125{ }^{\circ} \mathrm{C}$, unless otherwise noted)

|  | Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| One Time PROM version | - | Resolution |  |  |  | 10 | Bits |
|  | - | Linearity error | $\begin{aligned} & \mathrm{VcC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 3$ | LSB |
|  | - | Differential nonlinear error | $\begin{aligned} & \mathrm{VCC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\pm 0.9$ | LSB |
|  | Vot | Zero transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 0 | 5 | 20 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 0 | 3 | 15 | mV |
|  | VFST | Full scale transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 5105 | 5115 | 5125 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 3060 | 3069 | 3075 | mV |
|  | tCONV | Conversion time |  |  |  | 122 | tc(XIN) |
|  | RLADDER | Ladder resistor |  |  | 55 |  | $\mathrm{k} \Omega$ |
|  | IVREF | Reference power source input current | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  |  | VREF $=3.0 \mathrm{~V}$ | 30 | 70 | 120 |  |
|  | II(AD) | A/D port input current |  |  |  | 7.0 | $\mu \mathrm{A}$ |
| Mask ROM version | - | Resolution |  |  |  | 10 | Bits |
|  | - | Linearity error | $\begin{aligned} & \mathrm{Vcc}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | $\pm 3$ | LSB |
|  | - | Differential nonlinear error | $\begin{aligned} & \mathrm{VcC}=2.7 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | $\pm 1.5$ | LSB |
|  | VOT | Zero transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 0 | 15 | 35 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 0 | 9 | 21 | mV |
|  | VFST | Full scale transition voltage | $\mathrm{VCC}=\mathrm{VREF}=5.12 \mathrm{~V}$ | 5105 | 5125 | 5150 | mV |
|  |  |  | $\mathrm{VCC}=\mathrm{VREF}=3.072 \mathrm{~V}$ | 3060 | 3075 | 3090 | mV |
|  | tCONV | Conversion time |  |  |  | 122 | tc(XIN) |
|  | RLADDER | Ladder resistor |  |  | 55 |  | $k \Omega$ |
|  | IVREF | Reference power source input current | VREF $=5.0 \mathrm{~V}$ | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  |  |  | VREF $=3.0 \mathrm{~V}$ | 30 | 70 | 120 |  |
|  | $\mathrm{II}(\mathrm{AD})$ | A/D port input current |  |  |  | 7.0 | $\mu \mathrm{A}$ |

## (5) Timing Requirements (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.29 Timing requirements (1)
( V cc $=4.0$ to 5.5 V , V ss $=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $125{ }^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 125 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 50 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 50 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 200 |  |  | ns |
| twh(CNTRo) | CNTR0, INT0, INT1, input "H" pulse width | 80 |  |  | ns |
| twL(CNTRo) | CNTRo, INT0, INT1, input "L" pulse width | 80 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 2000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 800 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 800 |  |  | ns |
| tc(SCLK1) | Serial I/O1 clock input cycle time (Note) | 800 |  |  | ns |
| twh(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 370 |  |  | ns |
| twL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 370 |  |  | ns |
| tsu(RxD1-ScLK1) | Serial I/O1 input set up time | 220 |  |  | ns |
| th(ScLK1-RxD1) | Serial I/O1 input hold time | 100 |  |  | ns |
| tc(SCLK2) | Serial I/O2 clock input cycle time | 1000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 400 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 400 |  |  | ns |
| tsu(SDATA2-ScLK2) | Serial I/O2 input set up time | 200 |  |  | ns |
| th(ScLK2-SDATA2) | Serial I/O2 input hold time | 200 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.
Table 3.1.30 Timing requirements (2)
( V cc $=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESET) | Reset input "L" pulse width | 2 |  |  | $\mu \mathrm{s}$ |
| tc(XIN) | External clock input cycle time | 250 |  |  | ns |
| twh(XIN) | External clock input "H" pulse width | 100 |  |  | ns |
| twL(XIN) | External clock input "L" pulse width | 100 |  |  | ns |
| tc(CNTRo) | CNTRo input cycle time | 500 |  |  | ns |
| twh(CNTRo) | CNTRo, INT0, INT1, input "H" pulse width | 230 |  |  | ns |
| twL(CNTRo) | CNTRo, INT0, INT1, input "L" pulse width | 230 |  |  | ns |
| tc(CNTR1) | CNTR1 input cycle time | 4000 |  |  | ns |
| twh(CNTR1) | CNTR1 input "H" pulse width | 1600 |  |  | ns |
| twL(CNTR1) | CNTR1 input "L" pulse width | 1600 |  |  | ns |
| tc(ScLK1) | Serial I/O1 clock input cycle time (Note) | 2000 |  |  | ns |
| twh(SCLK1) | Serial I/O1 clock input "H" pulse width (Note) | 950 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock input "L" pulse width (Note) | 950 |  |  | ns |
| tsu(RxD1-ScLK1) | Serial I/O1 input set up time | 400 |  |  | ns |
| th(SCLK1-RxD1) | Serial I/O1 input hold time | 200 |  |  | ns |
| tc(SCLK2) | Serial I/O2 clock input cycle time | 2000 |  |  | ns |
| twh(SCLK2) | Serial I/O2 clock input "H" pulse width | 950 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock input "L" pulse width | 950 |  |  | ns |
| tsu(SDATA2-ScLK2) | Serial I/O2 input set up time | 400 |  |  | ns |
| th(ScLK2-SDATA2) | Serial I/O2 input hold time | 400 |  |  | ns |

Note: In this time, bit 6 of the serial I/O1 control register (address 001A16) is set to "1" (clock synchronous serial I/O1 is selected).
When bit 6 of the serial I/O1 control register is " 0 " (clock asynchronous serial I/O1 is selected), the rating values are divided by 4.

## (6) Switching Characteristics (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

Table 3.1.30 Switching characteristics (1)
( $\mathrm{V} \mathrm{cc}=4.0$ to $5.5 \mathrm{~V}, \mathrm{~V} s=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $125^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-50 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tc(SCLK1)/2-50 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 140 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 30 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 30 | ns |
| tWH(SCLK2) | Serial I/O2 clock output "H" pulse width | tc(SCLK2)/2-50 |  |  | ns |
| twL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(SCLK2)/2-50 |  |  | ns |
| td(SCLK2-SDATA2) | Serial I/O2 output delay time |  |  | 140 | ns |
| tv(ScLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 30 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 30 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 10 | 30 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 10 | 30 | ns |

Note 1: Pin Xout is excluded.

Table 3.1.31 Switching characteristics (2)
( $\mathrm{V} \mathrm{cc}=2.4$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{ss}=0 \mathrm{~V}, \mathrm{Ta}=-40$ to $125{ }^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| twh(SCLK1) | Serial I/O1 clock output "H" pulse width | tc(SCLK1)/2-80 |  |  | ns |
| tWL(SCLK1) | Serial I/O1 clock output "L" pulse width | tc(SCLK1)/2-80 |  |  | ns |
| td(SCLK1-TxD1) | Serial I/O1 output delay time |  |  | 350 | ns |
| tv(SCLK1-TxD1) | Serial I/O1 output valid time | -30 |  |  | ns |
| tr(SCLK1) | Serial I/O1 clock output rising time |  |  | 50 | ns |
| tf(SCLK1) | Serial I/O1 clock output falling time |  |  | 50 | ns |
| twh(SCLK2) | Serial I/O2 clock output "H" pulse width | tc(SCLK2)/2-80 |  |  | ns |
| tWL(SCLK2) | Serial I/O2 clock output "L" pulse width | tc(SCLK2)/2-80 |  |  | ns |
| td(SCLK2-SDATA2) | Serial I/O2 output delay time |  |  | 350 | ns |
| tv(SCLK2-SDATA2) | Serial I/O2 output valid time | 0 |  |  | ns |
| tr(SCLK2) | Serial I/O2 clock output rising time |  |  | 50 | ns |
| tf(SCLK2) | Serial I/O2 clock output falling time |  |  | 50 | ns |
| tr(CMOS) | CMOS output rising time (Note 1) |  | 20 | 50 | ns |
| tf(CMOS) | CMOS output falling time (Note 1) |  | 20 | 50 | ns |

Note 1: Pin Xout is excluded.


Fig. 3.1.5 Switching characteristics measurement circuit diagram (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)


Fig. 3.1.6 Timing chart (Extended operating temperature $125{ }^{\circ} \mathrm{C}$ version)

### 3.2 Typical characteristics

Standard characteristics described below are just examples of the 7540 Group's characteristics and are not guaranteed. For rated values, refer to "3.1 Electrical characteristics".

### 3.2.1 Mask ROM version

(1) Power source current characteristic example (Vcc-Icc characteristics)


Fig. 3.2.1 Vcc-Icc characteristics (in double-speed mode: Mask ROM version)


Fig. 3.2.2 Vcc-Icc characteristics (in high-speed mode: Mask ROM version)


Fig. 3.2.3 Vcc-Icc characteristics (in middle-speed mode: Mask ROM version)


Fig. 3.2.4 Vcc-lcc characteristics (at WIT instruction execution: Mask ROM version)


Fig. 3.2.5 Vcc-Icc characteristics (at STP instruction execution: Mask ROM version)


Fig. 3.2.6 Vcc-Icc characteristics (addition when operating A/D conversion, $f\left(X_{i v}\right)=8 \mathrm{MHz}$ in highspeed mode: Mask ROM version)


Fig. 3.2.7 Vcc-Icc characteristics (addition when operating A/D conversion, $f\left(\mathrm{X}_{\mathrm{IN}}\right)=\mathbf{6 M H z}$ in doublespeed mode: Mask ROM version)


Fig. 3.2.8 Vcc-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: Mask ROM version)


Fig. 3.2.9 Vcc-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: Mask ROM version)
(2) Power source current characteristic example (f(Xin)-Icc characteristics)


Fig. 3.2.10 f(Xin)-Icc characteristics (in double-speed mode: Mask ROM version)


Fig. 3.2.11 f(Xin)-Icc characteristics (in high-speed mode: Mask ROM version)


Fig. 3.2.12 f(Xin)-Icc characteristics (in middle-speed mode: Mask ROM version)


Fig. 3.2.13 f(Xis)-Icc characteristics (at WIT instruction execution: Mask ROM version)
(3) Power source current characteristic example (Ta-Icc characteristics)


Fig. 3.2.14 Ta-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: Mask ROM version)


Fig. 3.2.15 Ta-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: Mask ROM version)

## (4) Port typical characteristic example ( $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{HL}}$ characteristics)



Fig. 3.2.16 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{I} \mathrm{HL}}$ characteristics (I/O port (CMOS): Mask ROM version)


Fig. 3.2.17 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{I}} \mathrm{l}$ characteristics (I/O port (TTL): Mask ROM version)


Fig. 3.2.18 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {IнL }}$ characteristics (RESET pin: Mask ROM version)


Fig. 3.2.19 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{IfL}}$ characteristics (Xin pin: Mask ROM version)


Fig. 3.2.20 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{IL}}$ characteristics (CNV ss pin: Mask ROM version)


Fig. 3.2.21 Vcc-HYS characteristics (RESET pin: Mask ROM version)


Fig. 3.2.22 Vcc-HYS characteristics (SIO pin: Mask ROM version)


Fig. 3.2.23 Vcc-HYS characteristics (INT pin: Mask ROM version)

## (5) Port typical characteristic example (Vон-Іон characteristics)



Fig. 3.2.24 Vон-Іон characteristics of P-channel (Vcc = 3.0 V, normal port: Mask ROM version)


Fig. 3.2.25 Vон-Іон characteristics of P-channel (Vcc = 5.0 V, normal port: Mask ROM version)
(6) Port typical characteristic example (Vol-lol characteristics)


Fig. 3.2.26 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=3.0 \mathrm{~V}$, normal port: Mask ROM version)


Fig. 3.2.27 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=5.0 \mathrm{~V}$, normal port: Mask ROM version)


Fig. 3.2.28 Vol-lol characteristics of N -channel ( $\mathrm{Vcc}=3.0 \mathrm{~V}$, LED drive port: Mask ROM version)


Fig. 3.2.29 Vol-lol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, LED drive port: Mask ROM version)

## (7) Port typical characteristic example (Vcc-IIL characteristics)

Measuring condition: Port " $L$ " input current when connecting pull-up transistor (same characteristics pins: $\mathrm{PO}_{0}-\mathrm{P} 0_{7}, \mathrm{P}_{0}-\mathrm{P} 3_{7}$ )


Fig. 3.2.30 Vcc-IIL characteristics (Port "L" input current when connecting pull-up transistor: Mask ROM version)
(8) Port typical characteristic example (Vin-II(AD) characteristics)


Fig. 3.2.31 $\mathrm{V}_{\mathrm{in}-\mathrm{II}(\mathrm{AD})}$ characteristics (A/D port input current during $\mathrm{A} / \mathrm{D}$ conversion, $\mathrm{f}(\mathrm{X} \operatorname{In})=8 \mathrm{MHz}$ in high-speed mode: Mask ROM version)

Measuring condition: $\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=6 \mathrm{MHz}$ in double-speed mode, V cc $=5.0 \mathrm{~V}$, $\mathrm{Ta}=25^{\circ} \mathrm{C}$
(same characteristics pins: P20-P27)


Fig. 3.2.32 $\mathrm{V}_{\mathrm{in}-\mathrm{II}(\mathrm{AD})}$ characteristics (A/D port input current during A/D conversion, $\mathrm{f}(\mathrm{Xin})=6 \mathrm{MHz}$ in double-speed mode: Mask ROM version)


Fig. 3.2.33 $\mathrm{V}_{\mathrm{In}}-\mathrm{II}(\mathrm{AD})$ characteristics (A/D port input current during A/D conversion, $\mathrm{f}\left(\mathrm{X}_{\mathrm{II}}\right)=4 \mathrm{MHz}$ in double-speed mode: Mask ROM version)
(9) On-chip oscillator frequency typical characteristic example


Fig. 3.2.34 Vcc-Rosc characteristics (on-chip oscillator frequency: Mask ROM version)


Fig. 3.2.35 Ta-Rosc characteristics (on-chip oscillator frequency: Mask ROM version)
(10) RC oscillation frequency typical characteristic example


Fig. 3.2.36 R-f(Xis) characteristics (RC oscillation frequency: Mask ROM version)


Fig. 3.2.37 C-f(Xıی) characteristics (RC oscillation frequency: Mask ROM version)


Fig. 3.2.38 $\mathrm{V}_{\mathrm{cc}} \mathrm{f}\left(\mathrm{X}_{\mathrm{in}}\right)$ characteristics (RC oscillation frequency: Mask ROM version)


Fig. 3.2.39 Ta-f(Xin) characteristics (RC oscillation frequency: Mask ROM version)

## (11) A/D conversion typical characteristics example

## (1) Definition of A/D conversion accuracy

The A/D conversion accuracy is defined below (refer to Fig. 3.2.40).

- Relative accuracy
- Zero transition voltage (Vот) This means an analog input voltage when the actual $A / D$ conversion output data changes from " 0 " to "1."
- Full-scale transition voltage ( $\mathrm{V}_{\mathrm{FST}}$ )

This means an analog input voltage when the actual $A / D$ conversion output data changes from "1023" to "1022."

- Non-linearity error

This means a deviation from the line between V от and $\mathrm{V}_{\text {Fst }}$ of a converted value between V от and Vfst.

- Differential non-linearity error

This means a deviation from the input potential difference required to change a converted value between $\mathrm{V}_{\text {от }}$ and $\mathrm{V}_{\text {fst }}$ by 1 LSB of the 1 LSB at the relative accuracy.

- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to $\mathrm{V}_{\text {ref }}$ of actual A/D conversion characteristics.


Fig. 3.2.40 Definition of A/D conversion accuracy
Vn: Analog input voltage when the output data changes from " $n$ " to " $n+1$ " ( $n=0$ to 1022)

- 1 LSB at relative accuracy $\rightarrow \frac{\mathrm{V}_{\text {FSt }}-\mathrm{V} \text { от }^{1022}(\mathrm{~V})}{102}$
- 1 LSB at absolute accuracy $\rightarrow \frac{\mathrm{V}_{\text {REF }}}{1024}$
(2) A/D conversion accuracy typical characteristics-1


Fig. 3.2.41 A/D conversion accuracy typical characteristic example-1 (Mask ROM version)
(3) A/D conversion accuracy typical characteristics-2


Fig. 3.2.42 A/D conversion accuracy typical characteristic example-2 (Mask ROM version)
(4) A/D conversion accuracy typical characteristics-3


Fig. 3.2.43 A/D conversion accuracy typical characteristic example-3 (Mask ROM version)

### 3.2.2 One Time PROM version

(1) Power source current characteristic example (Vcc-Icc characteristics)


Fig. 3.2.44 Vcc-Icc characteristics (in double-speed mode: One Time PROM version)


Fig. 3.2.45 Vcc-Icc characteristics (in high-speed mode: One Time PROM version)


Fig. 3.2.46 Vcc-Icc characteristics (in middle-speed mode: One Time PROM version)


Fig. 3.2.47 Vcc-Icc characteristics (at WIT instruction execution: One Time PROM version)


Fig. 3.2.48 Vcc-Icc characteristics (at STP instruction execution: One Time PROM version)


Fig. 3.2.49 Vcc-Icc characteristics (addition when operating A/D conversion, $f\left(X_{I N}\right)=8 \mathrm{MHz}$ in highspeed mode: One Time PROM version)

Fig. 3.2.50 Vcc-Icc characteristics (addition when operating $A / D$ conversion, $f(X i n)=6 \mathrm{MHz}$ in doublespeed mode: One Time PROM version)


Fig. 3.2.51 Vcc-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: One Time PROM version)


Fig. 3.2.52 Vcc-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: One Time PROM version)
(2) Power source current characteristic example ( $f\left(X_{\text {in }}\right)$-Icc characteristics)


Fig. 3.2.53 $\mathrm{f}\left(\mathrm{X}_{\mathrm{IN})}\right)$-Icc characteristics (in double-speed mode: One Time PROM version)


Fig. 3.2.54 $\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)$-Icc characteristics (in high-speed mode: One Time PROM version)


Fig. 3.2.55 $\mathrm{f}\left(\mathrm{X}_{\mathrm{I})}\right)$-Icc characteristics (in middle-speed mode: One Time PROM version)


Fig. 3.2.56 $\mathrm{f}\left(\mathrm{X}_{\mathrm{IN})}\right)$-Icc characteristics (at WIT instruction execution: One Time PROM version)
(3) Power source current characteristic example (Ta-Icc characteristics)


Fig. 3.2.57 Ta-Icc characteristics (When system is operating by on-chip oscillator, Ceramic oscillation stop: One Time PROM version)


Fig. 3.2.58 Ta-Icc characteristics (When system is operating by on-chip oscillator, at WIT instruction execution, Ceramic oscillation stop: One Time PROM version)
(4) Port typical characteristic example ( $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {ннL }}$ characteristics)


Fig. 3.2.59 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\text {IнL }}$ characteristics (I/O port (CMOS): One Time PROM version)


Fig. 3.2.60 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{IHL}}$ characteristics (I/O port (TTL): One Time PROM version)


Fig. 3.2.61 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{IHL}}$ characteristics (RESET pin: One Time PROM version)


Fig. 3.2.62 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{I}} \mathrm{L}$ characteristics ( $\mathrm{X}_{\mathrm{In}}$ pin: One Time PROM version)


Fig. 3.2.63 $\mathrm{V}_{\mathrm{cc}}-\mathrm{V}_{\mathrm{IL}}$ characteristics (CNV ss pin: One Time PROM version)


Fig. 3.2.64 Vcc-HYS characteristics (RESET pin: One Time PROM version)


Fig. 3.2.65 Vcc-HYS characteristics (SIO pin: One Time PROM version)


Fig. 3.2.66 Vcc-HYS characteristics (INT pin: One Time PROM version)

## (5) Port typical characteristic example (Vон-Іон characteristics)



Fig. 3.2.67 Vон-Іон characteristics of P-channel ( $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, normal port: One Time PROM version)


Fig. 3.2.68 Vон-Іон characteristics of P-channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, normal port: One Time PROM version)
(6) Port typical characteristic example (Vol-lol characteristics)


Fig. 3.2.69 Vol-Iol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, normal port: One Time PROM version)


Fig. 3.2.70 Vol-lol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, normal port: One Time PROM version)


Fig. 3.2.71 Vol-lol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=3.0 \mathrm{~V}$, LED drive port: One Time PROM version)


Fig. 3.2.72 Vol-lol characteristics of N -channel ( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$, LED drive port: One Time PROM version)

## (7) Port typical characteristic example (Vcc-IIL characteristics)

Measuring condition: Port " $L$ " input current when connecting pull-up transistor (same characteristics pins: $\mathrm{PO}_{0}-\mathrm{P} 0_{7}, \mathrm{P}_{0}-\mathrm{P} 3_{7}$ )


Fig. 3.2.73 Vcc-IIL characteristics (Port "L" input current when connecting pull-up transistor: One Time PROM version)
(8) Port typical characteristic example (Vin-II(AD) characteristics)


Fig. 3.2.74 $\mathrm{V}_{\mathrm{in}-\mathrm{II}(\mathrm{AD})}$ characteristics (A/D port input current during $\mathrm{A} / \mathrm{D}$ conversion, $\mathrm{f}(\mathrm{Xin})=8 \mathrm{MHz}$ in high-speed mode: One Time PROM version)

Measuring condition: $f\left(\mathrm{X}_{\mathrm{IN}}\right)=6 \mathrm{MHz}$ in double-speed mode, V cc $=5.0 \mathrm{~V}$, $\mathrm{Ta}=25^{\circ} \mathrm{C}$
(same characteristics pins: $\mathrm{P} 2_{0}-\mathrm{P} 2_{7}$ )


Fig. 3.2.75 $\mathrm{V}_{\mathrm{in}}$-II(AD) characteristics (A/D port input current during $A / D$ conversion, $f(X i n)=6 \mathrm{MHz}$ in double-speed mode: One Time PROM version)


Fig. 3.2.76 Vin-II(AD) characteristics (A/D port input current during A/D conversion, f(Xin) = 4 MHz in double-speed mode: One Time PROM version)
(9) On-chip oscillator frequency typical characteristic example


Fig. 3.2.77 Vcc-Rosc characteristics (on-chip oscillator frequency: One Time PROM version)


Fig. 3.2.78 Ta-Rosc characteristics (on-chip oscillator frequency: One Time PROM version)
(10) RC oscillation frequency typical characteristic example


Fig. 3.2.79 R-f(Xis) characteristics (RC oscillation frequency: One Time PROM version)


Fig. 3.2.80 C-f(Xis) characteristics (RC oscillation frequency: One Time PROM version)


Fig. 3.2.81 $\mathrm{V}_{\mathrm{cc}-\mathrm{f}}\left(\mathrm{X}_{\mathrm{IN}}\right)$ characteristics (RC oscillation frequency: One Time PROM version)


Fig. 3.2.82 Ta-f(Xin) characteristics (RC oscillation frequency: One Time PROM version)

## (11) A/D conversion typical characteristics example

## (1) Definition of A/D conversion accuracy

The A/D conversion accuracy is defined below (refer to Fig. 3.2.83).

- Relative accuracy
- Zero transition voltage (Vот) This means an analog input voltage when the actual $A / D$ conversion output data changes from "0" to "1."
- Full-scale transition voltage ( $\mathrm{V}_{\mathrm{FST}}$ )

This means an analog input voltage when the actual $A / D$ conversion output data changes from "1023" to "1022."

- Non-linearity error

This means a deviation from the line between V от and $\mathrm{V}_{\text {Fst }}$ of a converted value between V от and Vfst.

- Differential non-linearity error

This means a deviation from the input potential difference required to change a converted value between $V_{\text {от }}$ and $V_{\text {fSt }}$ by 1 LSB of the 1 LSB at the relative accuracy.

- Absolute accuracy

This means a deviation from the ideal characteristics between 0 to $V_{\text {REF }}$ of actual A/D conversion characteristics.


Fig. 3.2.83 Definition of A/D conversion accuracy
Vn: Analog input voltage when the output data changes from " $n$ " to " $n+1$ " ( $n=0$ to 1022)

- 1 LSB at relative accuracy $\rightarrow \frac{\mathrm{V}_{\text {FST }}-\mathrm{V}_{\text {ot }}}{1022}(\mathrm{~V})$
- 1 LSB at absolute accuracy $\rightarrow \frac{\text { V ReF }^{1024}}{10}$
(2) A/D conversion accuracy typical characteristics-1


Fig. 3.2.84 A/D conversion accuracy typical characteristic example-1 (One Time PROM version)
(3) A/D conversion accuracy typical characteristics-2


Fig. 3.2.85 A/D conversion accuracy typical characteristic example-2 (One Time PROM version)
(4) A/D conversion accuracy typical characteristics-3
(

Fig. 3.2.86 A/D conversion accuracy typical characteristic example-3 (One Time PROM version)

### 3.3 Notes on use

### 3.3.1 Notes on input and output ports

Notes on using input and output ports are described below.

## (1) Notes in stand-by state

In stand-by state*1 for low-power dissipation, do not make input levels of an input port and an I/O port "undefined".
Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using a built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external.


## - Reason

The output transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of a input port and an I/O port are "undefined". This may cause power source current.
${ }^{* 1}$ stand-by state : the stop mode by executing the STP instruction the wait mode by executing the WIT instruction

## (2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.

- As for a bit which is set for an input port :

The pin state is read in the CPU, and is written to this bit after bit managing.

- As for a bit which is set for an output port :

The bit value of the port latch is read in the CPU, and is written to this bit after bit managing.
Note the following :

- Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
- As for a bit of the port latch which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
*2 bit managing instructions: SEB, and CLB instructions
(3) Usage for the 32-pin version
(1) Fix the $\mathrm{P} 3_{5}, \mathrm{P} 3_{6}$ pull-up control bit of the pull-up control register to "1".
(2) Keep the $\mathrm{P} 3_{6} / \mathrm{INT}_{1}$ input level selection bit of the port P1P3 control register "0" (initial state).


### 3.3.2 Termination of unused pins

## (1) Terminate unused pins

(1) I/O ports:

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/ O ports for the output mode and open them at "L" or "H".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.


## (2) Termination remarks

(1) Input ports and I/O ports :

Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (2) and (3) shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

- Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


### 3.3.3 Notes on Timer

- When $n(0$ to 255 ) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.
- When a count source of timer $X$, timer $Y$ or timer $Z$ is switched, stop a count of timer $X$.


### 3.3.4 Notes on Timer A

Notes on using timer A are described below.

## (1) Common to all modes

(1) When reading timer A (high-order) (TAH) and timer A (low-order) (TAL), the contents of timer A is read out. Read both registers in order of TAH and TAL following, certainly.
TAH and TAL keep the values until they are read out.
Also, do not write to them during read. In this case, unexpected operation may occur.
(2) When writing data to TAL and TAH even when timer A is operating or stopped, the data are set to timer A and timer A latch simultaneously. Write both registers in order of TAL and TAH following, certainly.
Also, do not read them during write. In this case, unexpected operation may occur.
(2) Period measurement mode, event counter mode, and pulse width HL continuously measurement mode
(1) In order to use CNTR 1 pin, set " 0 " to bit 0 of the port P0 direction register (input mode).
(2) In order to use CNTR 1 pin, set " 1 " to bit 7 of the interrupt control register to disable the $\mathrm{P} 0_{0}$ keyon wakeup function.
(3) CNTR ${ }_{1}$ interrupt active edge depends on the CNTR ${ }_{1}$ active edge switch bit. When this bit is " 0 ", the CNTR ${ }_{1}$ interrupt request bit is set to " 1 " at the falling edge of the CNTR ${ }_{1}$ pin input signal. When this bit is " 1 ", the CNTR ${ }_{1}$ interrupt request bit is set to " 1 " at the rising edge of the CNTR ${ }_{1}$ pin input signal.
However, in the pulse width HL continuously measurement mode, CNTR ${ }_{1}$ interrupt request is generated at both rising and falling edges of CNTR ${ }_{1}$ pin input signal regardless of the setting of CNTR1 active edge switch bit.

### 3.3.5 Notes on timer 1

Note on timer 1 is described below.

## (1) Notes on set of the oscillation stabilizing time

Timer 1 can be used to set the oscillation stabilizing time after release of the STP instruction. The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/ "not set automatically" by the oscillation stabilizing time set bit after release of the STP instruction of MISRG. When " 0 " is set to this bit, " $01_{16}$ " is set to timer 1 and " $F_{16}$ " is set to prescaler 1 automatically. When " 1 " is set to this bit, nothing is set to timer 1 and prescaler 1 . Therefore, set the wait time according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.

### 3.3.6 Notes on Timer X

Notes on using each mode of timer X are described below.

## (1) Count source

(1) $f\left(X_{\text {IN }}\right)$ can be used only when a ceramic oscillator or an on-chip oscillator is used. Do not use $f\left(X_{\text {Is }}\right)$ at RC oscillation.
(2) Pulse output mode
(1) In order to use CNTRo pin, set "1" to bit 4 of the port P1 direction register (output mode).
(2) In order to use TXout pin, set " 1 " to bit 3 of the port P0 direction register (output mode).
(3) CNTR 0 interrupt active edge depends on the CNTR $R_{0}$ active edge switch bit. When this bit is " 0 ", the CNTR 0 interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTRo interrupt request bit is set to " 1 " at the rising edge of CNTRo pin input signal.
(3) Pulse width measurement mode
(1) In order to use CNTRo pin, set " 1 " to bit 4 of the port P1 direction register (output mode).
(2) CNTR $0_{0}$ interrupt active edge depends on the CNTR $R_{0}$ active edge switch bit. When this bit is " 0 ", the CNTR 0 interrupt request bit is set to " 1 " at the falling edge of CNTRo pin input signal. When this bit is " 1 ", the CNTRo interrupt request bit is set to " 1 " at the rising edge of CNTRo pin input signal.

### 3.3.7 Notes on timer $Y$ and timer $Z$

Notes on using each mode of Timer $Y$ and Timer $Z$ are described below.
(1) Timer mode (timer $Y$ and timer $Z$ )
(1) In the timer mode, TYP and TYS is not used.
(2) Programmable waveform generation mode (timer Y and timer Z )
(1) In the programmable waveform generation mode, values of TYS, EXPYP, and EXPYS are valid by writing to TYP because the setting to them is executed all at once by writing to TYP. Even when changing TYP is not required, write the same value again.
(2) In the programmable waveform generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TYP and the timing of timer underflow during the secondary interval simultaneously.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer Y interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary and a secondary setting values, and primary write timing, it may be impossible.)
(3) The waveform extension function by the timer Y waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler Y.
When the value other than " $00{ }_{16}$ " is set to Prescaler Y, be sure to set " 0 " to EXPYP and EXPYS. The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler $Z$. When the value other than " $00_{16}$ " is set to Prescaler Z , be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
(4) When using this mode, be sure to set "1" to the timer Y write control bit to select "write to latch only".
(5) When TYS is read out, the undefined value is read out. However, while timer Y counts the setting value of TYS, the count value during the secondary interval can be obtained by reading the timer Y primary.
(6) In order to use TYout pin, set "1" to bit 1 of the port P0 direction register (output mode).

## (3) Programmable one-shot generation mode (timer Z)

(1) In the programmable one-shot generation mode, the value of EXPZP becomes valid by writing to TZP. Even when changing TZP is not required, write the same value again.
(2) In the programmable one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow simultaneously.
(3) The waveform extension function by the timer $Z$ waveform extension control bits can be used only when " $00_{16}$ " is set to Prescaler Z.
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
An example of a measurement is shown below.
ex.) The underflow of timer is stored by polling etc. using timer $Z$ interrupt.
Writing to primary is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to $\mathrm{INT}_{0}$ pin, it may be impossible.)
(4) When using this mode, be sure to set " 1 " to the timer $Z$ write control bit to select "write to latch only".
(5) In order to use TZout pin, set "1" to bit 2 of the port P0 direction register (output mode).
(6) Stop Timer $Z$ to change the $\mathrm{INT}_{0}$ pin one-shot trigger control bit and $\operatorname{INT} T_{0}$ pin one-shot trigger active edge selection bit.
(4) Programmable wait one-shot generation mode (timer Z)
(1) In the programmable wait one-shot generation mode, values of TZS, EXPZP and EXPZS are valid by writing to TZP. Even when changing TZP is not required, write the same value again.
An example of a measurement is shown below.
ex.) The underflow by the primary and the underflow by secondary are stored by polling etc. using timer Z interrupt.
Writing is performed in by judging that there is no problem if the underflow by secondary is completed with reference to primary write operation before.
(Depending on a primary setting value, primary write timing, software and timing of external trigger to INTo pin, it may be impossible.)
(2) In the programmable wait one-shot generation mode, when the setting value is changed while the waveform is output, set by software in order not to execute the writing to TZP and the timing of timer underflow during the secondary interval simultaneously.
(3) The waveform extension function by the timer $Z$ waveform extension control bit can be used only when " $00_{16 \text { " }}$ is set to Prescaler Z.
When the value other than " $00_{16}$ " is set to Prescaler $Z$, be sure to set " 0 " to EXPZP and EXPZS. Also, when the timer $Y$ underflow is selected as the timer $Z$ count source, the waveform extension function cannot be used.
(4) When using this mode, be sure to set " 1 " to the timer $Z$ write control bits to select "write to latch only".
(5) When TZS is read out, the undefined value is read out. However, while Timer $Z$ counts the setting value of TZS (during one-shot output), the count value during the secondary interval can be obtained by reading TZP.
(6) In order to use TZout pin, set "1" to bit 2 of the port P0 direction register (output mode).
(7) Stop Timer $Z$ to change the $\mathrm{INT}_{0}$ pin one-shot trigger control bit and $\mathrm{INT} \mathrm{T}_{0}$ pin one-shot trigger active edge selection bit.

## (5) Common to all modes (timer $\mathbf{Y}$ and timer $\mathbf{Z}$ )

Timer Y can stop counting by setting "1" to the timer $Y$ count stop bit in any mode.
Also, when Timer $Y$ underflows, the timer $Y$ interrupt request bit is set to "1".
Timer $Y$ reloads the value of latch when counting is stopped by the timer Y count stop bit. (When timer is read out while timer is stopped, the value of latch is read. The value of timer can be read out only while timer is operating.)

### 3.3.8 Notes on Serial I/O1

Notes on using serial I/O1 are described below.

## (1) Notes when selecting clock synchronous serial I/O

(1) When the clock synchronous serial I/O1 is used, serial I/O2 cannot be used.
(2) When the transmit operation is stopped, clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O1 and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled), the internal transmission is running (in this case, since pins $T_{x D_{1}}, R_{x D_{1}}, S_{c l k 1}$, and $\overline{S_{R D Y 1}}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the $\mathrm{TxD}_{1}$ pin and an operation failure occurs.
(3) When the receive operation is stopped, clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O1 disabled).
(4) When the transmit/receive operation is stopped, clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled) simultaneously. (any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit cannot be initialized even if the serial I/O1 enable bit is cleared to "0" (serial I/O1 disabled) (same as (2).
(5) When signals are output from the $\overline{S_{\text {RDY }}}$ pin on the reception side by using an external clock, set all of the receive enable bit, the $\overline{S_{R D Y 1}}$ output enable bit, and the transmit enable bit to " 1 ".
(6) When the Srdy1 signal input is used, set the using pin to the input mode before data is written to the transmit/receive buffer register.
(7) Setup of a serial I/O1 synchronous clock selection bit when a clock synchronous serial I/O is selected; " 0 " : $\mathrm{P} 1_{2}$ pin turns into an output pin of a synchronous clock.
"1": $\mathrm{P} 1_{2}$ pin turns into an input pin of a synchronous clock.
Setup of a $\overline{S_{R D Y}}$ output enable bit ( $\overline{S_{R D Y 1}}$ ) when a clock synchronous serial I/O1 is selected;
" 0 ": $\mathrm{P} 1_{3}$ pin can be used as a normal I/O pin.
"1": $\mathrm{P}_{13}$ pin turns into a SRDY1 output pin.
(2) Notes when selecting UART
(1) When the clock asynchronous serial I/O1 (UART) is used, serial I/O2 can be used only when BRG output divided by 16 is selected as the synchronous clock.
(2) When the transmit operation is stopped, clear the transmit enable bit to " 0 " (transmit disabled).

## - Reason

Same as (1) (2.
(3) When the receive operation is stopped, clear the receive enable bit to "0" (receive disabled).
(4) When the transmit/receive operation is stopped, clear the transmit enable bit to "0" (transmit disabled) and receive enable bit to " 0 " (receive disabled).
(5) Setup of a serial I/O1 synchronous clock selection bit when a clock asynchronous (UART) serial I/O is selected;
" 0 ": $\mathrm{P} 1_{2}$ pin can be used as a normal I/O pin.
"1": $\mathrm{P} 1_{2}$ pin turns into an input pin of an external clock.
When clock asynchronous (UART) type serial I/O is selected, it is $\mathrm{P}_{3}$ pin. It can be used as a normal I/O pin.

## (3) Notes common to clock synchronous serial I/O and UART

(1) Set the serial I/O control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."
(2) The transmit shift completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.


Fig. 3.3.1 Sequence of setting serial I/O1 control register again
(3) When data transmission is executed at the state that an external clock input is selected as the synchronous clock, set " 1 " to the transmit enable bit while the Sclk1 is " H " state. Also, write to the transmit buffer register while the Scıк1 is "H" state.
(4) When the transmit interrupt is used, set as the following sequence.
(1) Serial I/O1 transmit interrupt enable bit is set to "0" (disabled).
(2) Serial I/O1 transmit enable bit is set to "1".
(3) Serial I/O1 transmit interrupt request bit is set to " 0 ".
(4) Serial I/O1 transmit interrupt enable bit is set to "1" (enabled).

## - Reason

When the transmit enable bit is set to " 1 ", the transmit buffer empty flag and transmit shift completion flag are set to "1".
Accordingly, even if the timing when any of the above flags is set to " 1 " is selected for the transmit interrupt source, interrupt request occurs and the transmit interrupt request bit is set.
(5) Write to the baud rate generator (BRG) while the transmit/receive operation is stopped.

### 3.3.9 Notes on serial I/O2

Notes on using serial I/O2 are described below.
(1) Note on serial I/O1

Serial I/O2 can be used only when serial I/O1 is not used or serial I/O1 is used as UART and the BRG output divided by 16 is selected as the synchronous clock.
(2) Note on Sclk2 pin

When an external clock is selected, set " 0 " to bit 2 of the port P1 direction register (input mode).
(3) Note on Sdataz pin

When $\mathrm{P}_{13} / \mathrm{Sady}_{\mathrm{r} 1}$ Sdata2 pin is used as the Sdata input, set "0" to bit 3 of the port P1 direction register (input mode).
When the internal clock is selected as the transfer and $\mathrm{P} 1_{3} / \mathrm{S}_{\mathrm{data2}}$ pin is set to the input mode, the Sdataz pin is in a high-impedance state after the data transfer is completed.
(4) Notes on serial I/O2 transmit/receive shift completion flag
(1) The transmit/receive shift completion flag of the serial I/O2 control register is "1" after transmit/ receive shift is completed. In order to set "0" to this flag, set data (dummy data at receive) to the serial I/O2 register by program.
(2) Bit 7 (transmit/receive shift completion flag) of the serial I/O2 control register is set earlier than the completion of the actual shift operation for a half cycle of shift clock. Accordingly, when the shift completion is checked by using this bit, read/write the serial I/O2 register after a half or more cycle of clock from the setting " 1 " to this bit is checked.

### 3.3.10 Notes on A/D converter

Notes on A/D converter are described below.

## (1) Analog input pin

Figure 3.3 .2 shows the internal equivalent circuit of an analog input. In order to execute the $A / D$ conversion correctly, to complete the charge to an internal capacitor within the specified time is required. The maximum output impedance of the analog input source required to complete the charge to a capacitor within the specified time is as follows;

About $35 \mathrm{k} \Omega($ at $\mathrm{f}(\mathrm{Xin})=8 \mathrm{MHz})$
When the maximum output impedance exceeds the above value, equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ between an analog input pin and $\mathrm{V}_{\text {ss }}$.
Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion/comparison precision to be worse.


## Fig. 3.3.2 Connection diagram

(2) Clock frequency during $A / D$ conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an $A / D$ conversion.

- $f(X i n)$ is 500 kHz or more
- Do not execute the STP instruction
(3) Note on A/D converter

As for AD translation accuracy, on the following operating conditions, accuracy may become low.
(1) Since the analog circuit inside a microcomputer becomes sensitive to noise when VREF voltage is set up lower than Vcc voltage, accuracy may become low rather than the case where VREF voltage and Vcc voltage are set up to the same value.
(2) When VREF voltage is lower than [3.0 V], the accuracy at the low temperature may become extremely low compared with that at room temperature When the system would be used at low temperature, the use at $\mathrm{VREF}=3.0 \mathrm{~V}$ or more is recommended.

### 3.3.11 Notes on oscillation stop detection circuit

Notes on using oscillation stop detection circuit are described below.

## (1) Note on on-chip oscillator

(1) The 7540 Group starts operation by the on-chip oscillator.
(2) On-chip oscillator operation

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.
Be careful that variable frequencies when designing application products.
(2) Notes on oscillation circuit stop detection circuit
(1) When the stop mode is used, set the oscillation stop detection function to "invalid".
(2) When $f\left(X_{i n}\right)$ oscillation is stopped, set the oscillation stop detection function to "invalid".
(3) The oscillation stop detection circuit is not included in the emulator MCU "M37540RSS".
(3) Notes on stop mode
(1) When the stop mode is used, set the oscillation stop detection function to "invalid".
(2) When the stop mode is used, set "0" (STP instruction enabled) to the STP instruction disable bit of the watchdog timer control register.
(3) Timer 1 can be used to set the oscillation stabilizing time after release of the STP instruction. The oscillation stabilizing time after release of STP instruction can be selected from "set automatically"/ "not set automatically" by the oscillation stabilizing time set bit after release of the STP instruction of MISRG. When " 0 " is set to this bit, " $01_{16}$ " is set to timer 1 and " $\mathrm{FF}_{16}$ " is set to prescaler 1 automatically. When " 1 " is set to this bit, nothing is set to timer 1 and prescaler 1 . Therefore, set the wait time according to the oscillation stabilizing time of the oscillation. Also, when timer 1 is used, set values again to timer 1 and prescaler 1 after system is returned from the stop mode.
(4) The STP instruction cannot be used during CPU is operating by the on-chip oscillator.
(5) When the stop mode is used, stop the on-chip oscillator oscillation.
(6) Do not execute the STP instruction during the A/D conversion.

## (4) Note on wait mode

(1) When the wait mode is used, stop the clock except the operation clock source.
(5) Notes on state transition
(1) When the operation clock source is $f\left(X_{I N}\right)$, the CPU clock division ratio can be selected from the following;

- $f\left(X_{\text {In }}\right) / 2$ (high-speed mode)
- $f\left(X_{\text {IN }}\right) / 8$ (middle-speed mode)
- $f\left(X_{\text {IN }}\right)$ (double-speed mode)

The double-speed mode can be used only at ceramic oscillation.
Do not use the mode at RC oscillation.
(2) Stabilize the $f\left(X_{I N}\right)$ oscillation to change the operation clock source from the on-chip oscillator to $f\left(X_{\text {IN }}\right)$.
(3) When the on-chip oscillation is used as the operation clock, the CPU clock division ratio is the middle-speed mode.
(4) When the state transition state $2 \rightarrow$ state $3 \rightarrow$ state 4 is performed, execute the NOP instruction as shown below according to the division ratio of CPU clock.

- CPUM ${ }_{76} \rightarrow 10_{2}$ (State $2 \rightarrow$ state 3 )
- NOP instruction
- $\mathrm{CPUM}_{4} \rightarrow 1_{2}$ (State $3 \rightarrow$ state 4 )

Double-speed mode at on-chip oscillator: NOP $\times 3$
High-speed mode at on-chip oscillator: NOP $\times 1$
Middle-speed mode at on-chip oscillator: NOP $\times 0$
(6) Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting an on-chip oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.
(7) Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.
(8) Clock division ratio, $X_{\text {IN }}$ oscillation control, on-chip oscillator control

The state transition shown in Figure 3.3 .3 can be performed by setting the clock division ratio selection bits (bits 7 and 6 ), XIN oscillation control bit (bit 4), on-chip oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Figure 3.3.3.


Fig. 3.3.3 State transition

### 3.3.12 Notes on CPU mode register

(1) Switching method of CPU mode register after releasing reset

Switch the CPU mode register (CPUM) at the head of program after releasing reset in the following method.


Note. After releasing reset the operation starts by starting an on-chip oscillator automatically. Do not use an on-chip oscillator at ordinary operation.

Fig. 3.3.4 Switching method of CPU mode register
(2) CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program runaway), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37540RSS" is excluded.)
Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4,6 and 7, bits 5,1 and 0 are locked.

### 3.3.13 Notes on interrupts

(1) Switching external interrupt detection edge

For the products able to switch the external interrupt detection edge, switch it as the following sequence.


Fig. 3.3.5 Sequence of switch the detection edge

## - Reason

The interrupt circuit recognizes the switching of the detection edge as the change of external input signals. This may cause an unnecessary interrupt.
(2) Check of interrupt request bit

When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to "0" by using a data transfer instruction, execute one or more instructions before executing the BBC or BBS instruction.

## - Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.


Data transfer instruction:
LDM, LDA, STA, STX, and STY instructions

Fig. 3.3.6 Sequence of check of interrupt request bit
(3) Structure of interrupt control register 2

Fix the bit 7 of the interrupt control register 1 to " 0 ". Figure 3.3 .7 shows the structure of the interrupt control register 2.


Fig. 3.3.7 Structure of interrupt control register 2

## (4) Interrupt

When setting the followings, the interrupt request bit may be set to " 1 ".
-When switching external interrupt active edge
Related register: Interrupt edge selection register (address 003 $\mathrm{A}_{16}$ )
Timer X mode register (address 002B ${ }_{16}$ )
Timer A mode register (address 001D ${ }_{16}$ )

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
(1) Set the corresponding interrupt enable bit to "0" (disabled).
(2) Set the interrupt edge select bit (active edge switch bit).
(3) Set the corresponding interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4) Set the corresponding interrupt enable bit to "1" (enabled).

### 3.3.14 Notes on RESET pin

(1) Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. And use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.


## - Reason

If the several nanosecond or several ten nanosecond impulse noise enters the $\overline{\operatorname{RESET}}$ pin, it may cause a microcomputer failure.

### 3.3.15 Notes on programming

(1) Processor status register
(1) Initializing of processor status register

Flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the $T$ and $D$ flags because they have an important effect on calculations.

- Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is " 1 ".


Fig. 3.3.8 Initialization of processor status register
(2) How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of $(S+1)$. If necessary, execute the PLP instruction to return the PS to its original status.
A NOP instruction should be executed after every PLP instruction.


Fig. 3.3.9 Sequence of PLP instruction execution


Fig. 3.3.10 Stack memory contents after PHP instruction execution

## (2) Decimal calculations

(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

## Notes on status flag in decimal mode

When decimal mode is selected, the values of three of the flags in the status register (the $\mathrm{N}, \mathrm{V}$, and $Z$ flags) are invalid after a ADC or SBC instruction is executed.
The carry flag ( C ) is set to " 1 " if a carry is generated as a result of the calculation, or is cleared to " 0 " if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to " 0 " before each calculation. To check for a borrow, the C flag must be initialized to " 1 " before each calculation.


Fig. 3.3.11 Status flag at decimal calculations

## (3) JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.
(4) Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.
(5) Ports

- The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is " 1 ", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.
It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.
For setting direction registers, use the LDM instruction, STA instruction, etc.
(6) A/D Conversion

Do not execute the STP instruction during A/D conversion.

## (7) Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock f by the number of cycles mentioned in the machine-language instruction table.
The frequency of the internal clock $f$ is the same as that of the $X_{i n}$ in double-speed mode, twice the $X_{\text {IN }}$ cycle in high-speed mode and 8 times the $X_{\text {in }}$ cycle in middle-speed mode.

## (8) CPU Mode Register

The oscillation mode selection bit and processor mode bits can be rewritten only once after releasing reset. However, after rewriting it is disable to write any value to the bit. (Emulator MCU is excluded.) When a ceramic oscillation is selected, a double-speed mode of the clock division ratio selection bits can be used. Do not use it when an RC oscillation is selected.

### 3.3.16 Programming and test of built-in PROM version

As for in the One Time PROM version (shipped in blank), its built-in PROM can be read or programmed with a general-purpose PROM programmer using a special programming adapter.
The programming test and screening for PROM of the One Time PROM version (shipped in blank) are not performed in the assembly process and the following processes. To ensure reliability after programming, performing programming and test according to the Figure 3.3 .12 before actual use are recommended.


Fig. 3.3.12 Programming and testing of One Time PROM version

## (1) One Time PROM Version

The CNVss pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (Vpp pin) as well.
To improve the noise reduction, connect a track between CNVss pin and Vss pin with 1 to $10 \mathrm{k} \Omega$ resistance.
The mask ROM version track of CNVss pin has no operational interference even if it is connected via a resistor.

### 3.3.17 Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ is recommended.

### 3.3.18 Notes on built-in PROM version

## (1) Programming adapter

Use a special programming adapter shown in Table 3.3.1 and a general-purpose PROM programmer when reading from or programming to the built-in PROM in the built-in PROM version.

Table 3.3.1 Programming adapters

| Part Number | Programming adapter |
| :--- | :---: |
| M37540E8GP (One Time PROM version shipped in blank) | PCA7435GPG03 |
| M37540E8SP (One Time PROM version shipped in blank) | PCA7435SPG02 |
| M37540E8FP (One Time PROM version shipped in blank) | PCA7435FPG02 |

## (2) Programming/reading

In PROM mode, operation is the same as that of the M5M27C101AK, but programming conditions of PROM programmer are not set automatically because there are no internal device ID codes.
Accurately set the following conditions for data programming/reading. Take care not to apply 21 V to VPP pin (is also used as the CNVss pin), or the product may be permanently damaged.

- Programming voltage: 12.5 V
- Setting of PROM programmer switch: refer to Table 3.3.2.

Table 3.3.2 PROM programmer address setting

| Part Number | PROM programmer <br> start address | PROM programmer <br> end address |
| :--- | :---: | :---: |
| M37540E8GP | Address 0808016 (Note) | Address 0FFFD16 (Note) |
| M37540E8SP |  |  |
| M37540E8FP |  |  |

Note: Addersses 808016 to FFFD16 in the built-in PROM corresponds to addresses 0808016 to 0FFFD16 in the PROM programmer.

### 3.3.19 Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

### 3.3.20 Electric Characteristic Differences Among Mask ROM and One TIme PROM Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation among mask ROM and One Time PROM version MCUs due to the differences in the manufacturing processes.
When manufacturing an application system with One Time PROM version and then switching to use of the mask ROM version, perform sufficient evaluations for the commercial samples of the mask ROM version.

### 3.4 Countermeasures against noise

### 3.4.1 Shortest wiring length

## (1) Package

Select the smallest possible package to make the total wiring length short.

## - Reason

The wiring length depends on a microcomputer package. Use of a small package, for example QFP and not DIP, makes the total wiring length short to reduce influence of noise.


Fig. 3.4.1 Selection of packages
(2) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20mm).

## - Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 3.4.2 Wiring for the RESET pin

## (3) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


## - Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

N.G.

O.K.

Fig. 3.4.3 Wiring for clock I/O pins

## (4) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

- Reason

The processor mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and VSs, the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.


Fig. 3.4.4 Wiring for CNVss pin

## (5) Wiring to Vpp pin of One Time PROM version

Connect an approximately $5 \mathrm{k} \Omega$ resistor to the VPP pin the shortest possible in series and also to the Vss pin. When not connecting the resistor, make the length of wiring between the VPP pin and the Vss pin the shortest possible.

Note: Even when a circuit which included an approximately $5 \mathrm{k} \Omega$ resistor is used in the Mask ROM version, the microcomputer operates correctly.

## - Reason

The VPP pin of the One Time PROM is the power source input pin for the built-in PROM. When programming in the built-in PROM, the impedance of the VPP pin is low to allow the electric current for writing flow into the PROM. Because of this, noise can enter easily. If noise enters the VPP pin, abnormal instruction codes or data are read from the built-in PROM, which may cause a program runaway.


In the shortest distance

Fig. 3.4.5 Wiring for the VPP pin of the One Time PROM

### 3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the $\mathrm{V} s \mathrm{l}$ line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 3.4.6 Bypass capacitor across the Vss line and the Vcc line

### 3.4.3 Wiring to analog input pins

- Connect an approximately $100 \Omega$ to $1 \mathrm{k} \Omega$ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.


## - Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.


Fig. 3.4.7 Analog signal line and a resistor and a capacitor

### 3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## - Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.


Fig. 3.4.8 Wiring for a large current signal line
(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## - Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.

## 3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.


Fig. 3.4.9 Wiring of signal lines where potential levels change frequently

### 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

## <Hardware>

- Connect a resistor of $100 \Omega$ or more to an l/O port in series.


## <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pullup control registers at fixed periods.

Note: When a direction register is set for input port again at fixed periods, a several-nanosecond short pulse may be output from this port. If this is undesirable, connect a capacitor to this port to remove the noise pulse.


Fig. 3.4.10 Vss pattern on the underside of an oscillator


Fig. 3.4.11 Setup for I/O ports

### 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.
In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

## <The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
$N+1 \geq \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.


## <The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


Fig. 3.4.12 Watchdog timer by software

### 3.5 List of registers

Port Pi


Port $\mathrm{Pi}(\mathrm{Pi})(\mathrm{i}=0,2,3)$ [Address: $00{ }_{16}, 04{ }_{16}, 06{ }_{16}$ ]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio | - In output mode $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port Pi1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port Pi2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 | Port Pi3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port Pi4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 | Port Pi5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 | Port Pi6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 | Port Pi7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: The 32-pin package versions have nothing to be allocated for the following:
-Bits 6 and 7 of port P2
-Bits 5 and 6 of port P3.

Fig. 3.5.1 Structure of Port Pi (i = 0, 2, 3)

## Port P1

b7 b6 b5 b4 b3 b2 b1 b0
Port P1 (P1) [Address : 02 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port P10 | - In output mode <br> $\left.\begin{array}{l}\text { Write } \\ \text { Read }\end{array}\right\}$ Port latch <br> - In input mode Write : Port latch Read : Value of pins | ? | $\bigcirc$ | $\bigcirc$ |
| 1 | Port P1 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 | Port P12 |  | ? | $\bigcirc$ | O |
| 3 | Port P13 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 | Port P14 |  | ? | $\bigcirc$ | O |
| 5 | Nothing is allocated for these bits. When these bits are read out, the values are undefined. |  | ? | $\times$ | $\times$ |
| 6 |  |  | ? | $\times$ | $\times$ |
| 7 |  |  | ? | $\times$ | $\times$ |

Fig. 3.5.2 Structure of Port P1

## Port Pi direction register



Port Pi direction register (PiD) $(\mathrm{i}=0,2,3)$ [Address : 01 16, 0516, 0716]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pi direction register | 0 : Port Pio input mode <br> 1 : Port Pio output mode | 0 | $\times$ | O |
| 1 |  | 0 : Port Pi 11 input mode <br> 1 : Port Pi 1 output mode | 0 | $\times$ | $\bigcirc$ |
| 2 |  | 0 : Port Pi2 input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |
| 3 |  | 0 : Port $\mathrm{Pi}_{3}$ input mode <br> 1 : Port $\mathrm{Pi}_{3}$ output mode | 0 | $\times$ | $\bigcirc$ |
| 4 |  | 0 : Port Pi4 input mode <br> 1 : Port Pi4 output mode | 0 | $\times$ | $\bigcirc$ |
| 5 |  | 0 : Port Pis input mode <br> 1 : Port Pi5 output mode | 0 | $\times$ | $\bigcirc$ |
| 6 |  | 0 : Port Pis input mode <br> 1 : Port Pi6 output mode | 0 | $\times$ | $\bigcirc$ |
| 7 |  | 0 : Port Pi7 input mode <br> 1 : Port Piz output mode | 0 | $\times$ | $\bigcirc$ |

Note: The 32-pin package versions have nothing to be allocated for the following:
-Bits 6 and 7 of P2D
-Bits 5 and 6 of P3D.

Fig. 3.5.3 Structure of Port Pi direction register (i=0, 2, 3)

## Port P1 direction register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.4 Structure of Port P1 direction register

Pull-up control register b7 b6 b5 b4 b3 b2 b1 b0


Pull-up control register (PULL) [Address : 1616]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | P0o pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | 0 |
| 1 | P01 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | $\bigcirc$ |
| 2 | P02, P 03 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | 0 |
| 3 | $\mathrm{PO}_{4}$ - P07 pull-up control bit | 0 : Pull-up Off 1 : Pull-up On | 0 | 0 | O |
| 4 | P30 - P33 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | P34 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | O |
| 6 | P35, P36 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | P37 pull-up control bit | $\begin{aligned} & 0 \text { : Pull-up Off } \\ & 1 \text { : Pull-up On } \end{aligned}$ | 0 | 0 | 0 |

Note: Pins set to output are disconnected from the pull-up control.

Fig. 3.5.5 Structure of Pull-up control register

## Port P1P3 control register

b7 b6 b5 b4 b3 b2 b1 b0
Port P1P3 control register (P1P3C) [Address : 17 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | P37/INTo input level selection bit | 0 : CMOS level 1 : TTL level | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | P36/INT ${ }_{1}$ input level selection bit (Note) | 0 : CMOS level 1 : TTL level | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | P10, P12, P1 $1_{3}$ input level selection bit | 0 : CMOS level 1 : TTL level | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | 0 | $\times$ |
| 4 |  |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Note: Keep setting the P36/INT1 input level selection bit to "0" (initial value) for the 32-pin package version.

Fig. 3.5.6 Structure of Port P1P3 control register

Transmit/Receive buffer register
b7 b6 b5 b4 b3 b2 b1 b0


Transmit/Receive buffer register (TB/RB) [Address : 18 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | The transmission data is written to or the receive data is read out from this buffer register. <br> - At writing: A data is written to the transmit buffer register. <br> - At reading: The contents of the receive buffer register are read out. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Note: The contents of transmit buffer register cannot be read out.
The data cannot be written to the receive buffer register.

Fig. 3.5.7 Structure of Transmit/Receive buffer register


Fig. 3.5.8 Structure of Serial I/O1 status register

## Serial I/O1 control register

b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O1 control register (SIO1CON) [Address : 1A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{array}{\|l\|l} \hline 0: f(\mathrm{XIN}) \\ 1: f(X I N) / 4 \\ \hline \end{array}$ | 0 | O | $\bigcirc$ |
| 1 | Serial I/O1 synchronous clock selection bit (SCS) | When clock synchronous serial I/O is selected; <br> 0: BRG output divided by 4 <br> 1: External clock input <br> When UART is selected; <br> 0: BRG output divided by 16 <br> 1: External clock input divided by 16 | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | $\overline{\text { SRDY1 }}$ output enable bit (SRDY) | 0: P13 pin <br> 1: SRDY1 output pin | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Interrupt when transmit buffer has emptied <br> 1 : Interrupt when transmit shift operation is completed | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Transmit enable bit (TE) | 0 : Transmit disabled <br> 1 : Transmit enabled | 0 | 0 | 0 |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | O | $\bigcirc$ |
| 6 | Serial I/O1 mode selection bit (SIOM) | 0: Clock asynchronous (UART) serial I/O <br> 1: Clock synchronous serial I/O | 0 | O | 0 |
| 7 | Serial I/O1 enable bit (SIOE) | 0: Serial I/O1 disabled <br> 1: Serial I/O1 enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.9 Structure of Serial I/O1 control register


Fig. 3.5.10 Structure of UART control register

## Baud rate generator

b7 b6 b5 b4 b3 b2 b1 b0


Baud rate generator (BRG) [Address : 1C 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Set a count value of baud rate generator. | ? | $\bigcirc$ | $\bigcirc$ |
| 1 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | 0 | $\bigcirc$ |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | 0 | $\bigcirc$ |

Fig. 3.5.11 Structure of Baud rate generator

Timer A mode register


Timer A mode register (TAM) [Address : 1D 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 1 |  |  | 0 | 0 | $\times$ |
| 2 |  |  | 0 | $\bigcirc$ | $\times$ |
| 3 |  |  | 0 | 0 | $\times$ |
| 4 | Timer A operating mode bits | b5 b4 <br> 00 : Timer mode <br> 01 : Period measurement mode <br> 10 : Event counter mode <br> 11 : Pulse width HL continuously measurement mode | 0 | 0 | 0 |
| 5 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | CNTR1 active edge switch bit | The function depends on the operating mode. <br> (Refer to Table 3.5.1) | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer A count stop bit | 0 : Count start <br> 1 : Count stop | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.12 Structure of Timer A mode register

Table 3.5.1 CNTR $_{1}$ active edge switch bit function

| Timer A operating modes | CNTR ${ }_{1}$ active edge switch bit |  |
| :--- | :--- | :--- |
| Timer mode | $" 0 "$ | CNTR $_{1}$ interrupt request occurrence: Falling edge |
| ; No influence to timer A count |  |  |



Notes 1: Be sure to write to/read out both the low-order of timer A (TAL) and the highorder of timer A (TAH).
2: Read the high-order of timer A (TAH) first, and the high-order of timer A (TAL) next.
3: Write to the low-order of timer A (TAL) first, and the high-order of timer A (TAH) next.
4: Do not write to them during read, and do not read out them during write.
Fig. 3.5.13 Structure of Timer A register

Timer $\mathrm{Y}, \mathrm{Z}$ mode register
b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0


Timer $\mathrm{Y}, \mathrm{Z}$ mode register (TYZM) [Address : 20 16)

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Y operating mode bit | 0 : Timer mode <br> 1 : Programmable waveform generation mode | 0 | $\bigcirc$ | O |
| 1 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 2 | Timer Y write control bit (Note) | 0 : Write to latch and timer simultaneously <br> 1: Write to only latch | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Timer Y count stop bit | 0 : Count start <br> 1 : Count stop | 0 | 0 | $\bigcirc$ |
| 4 | Timer Z operating mode bits | b5 b4 <br> 00 : Timer mode <br> 01 : Programmable waveform generation mode <br> 10 : Programmable one-shot generation mode <br> 11 : Programmable wait one-shot generation mode | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | Timer Z write control bit (Note) | 0 : Write to latch and timer simultaneously <br> 1 : Write to only latch | 0 | $\bigcirc$ | 0 |
| 7 | Timer Z count stop bit | 0 : Count start <br> 1: Count stop | 0 | $\bigcirc$ | $\bigcirc$ |

Note: When modes other than the timer mode, set these bits to " 1 ".
Fig. 3.5.14 Structure of Timer $\mathrm{Y}, \mathrm{Z}$ mode register

Prescaler Y, Prescaler Z
b7 b6 b5 b4 b3 b2 b1 b0


Prescaler Y (PREY) [Address : 2116]
Prescaler Z (PREZ) [Address : 2516]
Prescaler Z (PREZ) [Address : 2516]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of each prescaler. <br> -While the corresponding timer is stopped, the value set in this register is written to both prescaler and the corresponding prescaler latch at the same time. <br> -While the corresponding timer is operating, the value set in this register is written to as follows; <br> When the timer write control bit is " 0 ", the value is written to prescaler latch and prescaler at the same time. <br> When the timer write control bit is " 1 ", the value is written to prescaler latch only. <br> -When this register is read out, the count value of the corresponding prescaler is read out. | 1 | O | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | 0 | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.15 Structure of Prescaler Y, Prescaler Z

## Timer Y secondary, Timer Z secondary



Timer Y secondary, Timer Z secondary (TYS, TZS) [Address : 22 16, 2616]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of the corresponding timer. <br> -The value set in this register is written to the corresponding secondary latch at the same time. <br> -These are read disabled bits. <br> When these bits are read out, the values are undefined. | 1 | $\times$ | O |
| 1 |  | 1 | $\times$ | $\bigcirc$ |
| 2 |  | 1 | $\times$ | $\bigcirc$ |
| 3 |  | 1 | $\times$ | $\bigcirc$ |
| 4 |  | 1 | $\times$ | $\bigcirc$ |
| 5 |  | 1 | $\times$ | $\bigcirc$ |
| 6 |  | 1 | $\times$ | $\bigcirc$ |
| 7 |  | 1 | $\times$ | $\bigcirc$ |

Fig. 3.5.16 Structure of Timer Y secondary, Timer Z secondary

Timer Y primary, Timer Z primary
b7 b6 b5 b4 b3 b2 b1 b0


Timer Y primary, Timer Z primary (TYP, TZP) [Address : 23 16, 2716]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of the corresponding timer. <br> -When the corresponding timer is stopped, the value set in this register is written to both the corresponding primary latch and the corresponding timer at the same time. <br> -When the corresponding timer is operating, the value set in this register is written as follows; <br> timer write control bit $=0$ : <br> the value is written to both the corresponding primary latch and the corresponding timer at the same time. <br> timer write control bit $=1$ : <br> the value is written to the corresponding primary latch. <br> -When these bits are read out, the count value of the corresponding timer is read out (Note). | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | 0 | $\bigcirc$ |
| 3 |  | 1 | 0 | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Note: The primary count value is read out at the primary interval, the secondary count value is read out at the secondary interval.

Fig. 3.5.17 Structure of Timer Y primary, Timer Z primary

Timer Y, Z waveform output control register
b7 b6 b5 b4 b3 b2 b1 b0


Note: Stop timer $Z$ to change the values of these bits.
Fig. 3.5.18 Structure of Timer Y, Z waveform output control register

## Prescaler 1

b7 b6 b5 b4 b3 b2 b1 b0


| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of prescaler 1. <br> -The value set in this register is written to both prescaler 1 and the prescaler 1 latch at the same time. <br> -When this register is read out, the count value of the prescaler 1 is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.19 Structure of Prescaler 1

Timer 1
b7 b6 b5 b4 b3 b2 b1 b0



Fig. 3.5.20 Structure of Timer 1

## One-shot start register

b7 b6 b5 b4 b3 b2 b1 b0
One-shot start register (ONS) [Address : 2A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer Z one-shot start bit | 0 : One-shot stop <br> 1 : One-shot start | 0 | $\bigcirc$ | $\bigcirc$ |
| 1 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 2 |  |  | 0 | $\bigcirc$ | $\times$ |
| 3 |  |  | 0 | $\bigcirc$ | $\times$ |
| 4 |  |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | $\bigcirc$ | $\times$ |
| 7 |  |  | 0 | $\bigcirc$ | $\times$ |

Fig. 3.5.21 Structure of One-shot start register

Timer X mode register
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.22 Structure of Timer $X$ mode register

Table 3.5.2 CNTR ${ }_{0}$ active edge switch bit function

| Timer X operating modes | CNTR0 active edge switch bit (bit 2 of address 2B16) contents |
| :---: | :---: |
| Timer mode | "0"CNTR 0 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" CNTR ${ }^{2}$ interrupt request occurrence: Rising edge ; No influence to timer count |
| Pulse output mode | "0" $\begin{aligned} & \text { Pulse output start: Beginning at "H" level } \\ & \text { CNTR interrupt request occurrence: Falling edge }\end{aligned}$ |
|  | "1"Pulse output start: Beginning at "L" level <br> CNTR 0 interrupt request occurrence: Rising edge |
| Event counter mode | "0" $\begin{aligned} & \text { Timer X: Rising edge count } \\ & \text { CNTRo interrupt request occurrence: Falling edge }\end{aligned}$ |
|  | "1"Timer X: Falling edge count <br> CNTRo interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0"Timer X: "H" level width measurement <br> CNTRo interrupt request occurrence: Falling edge |
|  | "1"Timer X: "L" level width measurement <br> CNTRo interrupt request occurrence: Rising edge |

## Prescaler X



Prescaler X (PREX) [Address : 2C ${ }_{16}$ ]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of prescaler X. <br> -The value set in this register is written to both prescaler X and the prescaler X latch at the same time. <br> -When this register is read out, the count value of the prescaler X is read out. | 1 | $\bigcirc$ | O |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | 0 | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | O |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.23 Structure of Prescaler X

## Timer $X$



Timer X (TX) [Address : 2D 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | - Set a count value of timer X . <br> -The value set in this register is written to both timer X and timer X latch at the same time. <br> -When this register is read out, the timer X's count value is read out. | 1 | $\bigcirc$ | $\bigcirc$ |
| 1 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 2 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 3 |  | 1 | 0 | $\bigcirc$ |
| 4 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 5 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 6 |  | 1 | $\bigcirc$ | $\bigcirc$ |
| 7 |  | 1 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.24 Structure of Timer X

Timer count source set register
b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: $f($ XiN $)$ can be used as timer $X$ count source only when using a ceramic oscillator or on-chip oscillator.
Do not use it at RC oscillation.
2: System operates using an on-chip oscillator as a count source by setting the on-chip oscillator to oscillation enabled by bit 3 of CPUM.

Fig. 3.5.25 Structure of Timer count source set register
Serial I/O2 control register
b7 b6 b5 b4 b3 b2 b1 b0
$\square$ Serial I/O2 control register (SIO2CON) [Address : 3016]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Internal synchronous clock selection bits |  | 0 | $\bigcirc$ | O |
| 1 |  |  | 0 | 0 | $\bigcirc$ |
| 2 |  |  | 0 | $\bigcirc$ | $\bigcirc$ |
| 3 | Sdataz pin selection bit (Note) | $0: 1 / O$ port / Sdataz input <br> 1 : Sdataz output | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Nothing is allocated for this bit. This is a write disabled bit. When this bit is read out, the value is " 0 ". |  | 0 | 0 | $\times$ |
| 5 | Transfer direction selection bit | 0 : LSB first <br> 1 : MSB first | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | ScLK2 pin selection bit | 0 : External clock (Sclk2 is input) <br> 1 : Internal clock (Sclk2 is output) | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Transmit / receive shift completion flag | 0 : shift in progress <br> 1 : shift completed | 0 | $\bigcirc$ | $\times$ |

Note: When using it as a Sdata input, set the port P13 direction register bit to " 0 ".

Fig. 3.5.26 Structure of Serial I/O2 control register

## Serial I/O2 register

b7 b6 b5 b4 b3 b2 b1 b0


Serial I/O2 register (SIO2) [Address : 31 16]

| B | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | A shift register for serial transmission and reception. <br> - At transmitting : Set a transmission data. <br> - At receiving : A reception data is stored. | ? | $\bigcirc$ | O |
| 1 |  | ? | $\bigcirc$ | O |
| 2 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 3 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 4 |  | ? | $\bigcirc$ | O |
| 5 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 6 |  | ? | $\bigcirc$ | $\bigcirc$ |
| 7 |  | ? | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.27 Structure of Serial I/O2 register

## A/D control register <br> b7 b6 b5 b4 b3 b2 b1 b0



Note: These can be used only for the 36-pin package versions.
*: This bit can be cleared to " 0 " by program, but cannot be set to " 1 ".
Fig. 3.5.28 Structure of A/D control register

## A/D conversion register (low-order)

b7 b6 b5 b4 b3 b2 b1 b0


| B | Function |  |  | At reset | R |
| :---: | :---: | :---: | :---: | :---: | :---: | W.

Fig. 3.5.29 Structure of A/D conversion register (Iow-order)

## A/D conversion register (high-order)

b7 b6 b5 b4 b3 b2 b1 b0
A/D conversion register (high-order) (ADH) [Address : 3616]


Fig. 3.5.30 Structure of A/D conversion register (high-order)


Fig. 3.5.31 Structure of MISRG

## Watchdog timer control register



Watchdog timer control register (WDTCON) [Address : 39 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Watchdog timer H <br> (The high-order 6 bits are read-only bits.) |  | 1 | $\bigcirc$ | $\times$ |
| 1 |  |  | 1 | $\bigcirc$ | $\times$ |
| 2 |  |  | 1 | $\bigcirc$ | $\times$ |
| 3 |  |  | 1 | 0 | $\times$ |
| 4 |  |  | 1 | $\bigcirc$ | $\times$ |
| 5 |  |  | 1 | $\bigcirc$ | $\times$ |
| 6 | STP instruction disable bit | 0 : STP instruction enabled <br> 1: STP instruction disabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Watchdog timer H count source selection bit | 0 : Watchdog timer L underflow <br> 1 : f(Xin)/16 | 0 | 0 | $\bigcirc$ |

Fig. 3.5.32 Structure of Watchdog timer control register

Interrupt edge selection register
b7 b6 b5 b4 b3 b2 b1 b0


Interrupt edge selection register (INTEDGE) [Address : 3A 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | 0 |
| 1 | INT 1 interrupt edge selection bit | 0 : Falling edge active <br> 1 : Rising edge active | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | Nothing is allocated for these bits. These are write disabled bits. When these bits are read out, the values are " 0 ". |  | 0 | $\bigcirc$ | $\times$ |
| 3 |  |  | 0 | $\bigcirc$ | $\times$ |
| 4 |  |  | 0 | $\bigcirc$ | $\times$ |
| 5 |  |  | 0 | $\bigcirc$ | $\times$ |
| 6 |  |  | 0 | 0 | $\times$ |
| 7 | P0o key-on wakeup enable bit | 0 : Key-on wakeup enabled <br> 1 : Key-on wakeup disabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.33 Structure of Interrupt edge selection register

CPU mode register
b7 b6 b5 b4 b3 b2 b1 b0


CPU mode register (CPUM) [Address : 3B16]


Notes 1: The bit can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. However, by reset the bit is initialized and can be rewritten, again.
(It is not disable to write any data to the bit for emulator MCU "M37540RSS".)
2: These bits are used only when a ceramic oscillation is selected.
Do not use these when an RC oscillation is selected.
Fig. 3.5.34 Structure of CPU mode register


Interrupt request register 1 (IREQ1) [Address : 3C 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 1 | Serial I/O1 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 2 | INTo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 3 | INT1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O | * |
| 4 | Key-on wake up interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 5 | CNTRo interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 6 | CNTR1 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |
| 7 | Timer X interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | $\bigcirc$ | * |

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 3.5.35 Structure of Interrupt request register 1

Interrupt request register 2
b7 b6 b5 b4 b3 b2 b1 b0

*: These bits can be cleared to " 0 " by program, but cannot be set to " 1 ".

Fig. 3.5.36 Structure of Interrupt request register 2

## Interrupt control register 1

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt control register 1 (ICON1) [Address : 3E 16]

| B | Name | Function | At reset | R | W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O1 receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |
| 1 | Serial I/O1 transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 2 | INTo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | O |
| 3 | $\mathrm{INT}_{1}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 4 | Key-on wake up interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 5 | CNTRo interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 6 | CNTR1 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |
| 7 | Timer X interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | $\bigcirc$ | $\bigcirc$ |

Fig. 3.5.37 Structure of Interrupt control register 1

Interrupt control register 2
b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.38 Structure of Interrupt control register 2

### 3.6 Package outline

## 32P4B <br> Recommended

Plastic 32pin 400mil SDIP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| SDIP32-P-400-1.78 | - | 2.2 | Alloy 42/Cu Alloy |



| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 5.08 |
| A1 | 0.51 | - | - |
| A2 | - | 3.8 | - |
| b | 0.35 | 0.45 | 0.55 |
| b1 | 0.9 | 1.0 | 1.3 |
| b2 | 0.63 | 0.73 | 1.03 |
| c | 0.22 | 0.27 | 0.34 |
| D | 27.8 | 28.0 | 28.2 |
| E | 8.75 | 8.9 | 9.05 |
| e | - | 1.778 | - |
| e1 | - | 10.16 | - |
| L | 3.0 | - | - |
| $\theta$ | $0^{\circ}$ | - | $15^{\circ}$ |



36P2R-A Recommended
Plastic 36pin 450mil SSOP


### 3.7 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A, R |  |  | ZP |  |  | BIT, ZP, R |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| ADC (Note 1) (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A+M+C \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)+M+C \end{aligned}$ | When $\mathrm{T}=0$, this instruction adds the contents $\mathrm{M}, \mathrm{C}$, and A ; and stores the results in A and C . When $\mathrm{T}=1$, this instruction adds the contents of $M(X), M$ and $C$; and stores the results in $\mathrm{M}(\mathrm{X})$ and C . When $\mathrm{T}=1$, the contents of A remain unchanged, but the contents of status flags are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by X . |  |  |  | 69 | 2 | 2 |  |  |  |  |  |  | 65 | 3 | 2 |  |  |  |
| AND <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \wedge M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \wedge M \end{aligned}$ | When $\mathrm{T}=0$, this instruction transfers the contents of A and M to the ALU which performs a bit-wise AND operation and stores the result back in A. <br> When $T=1$, this instruction transfers the contents $M(X)$ and $M$ to the ALU which performs a bit-wise AND operation and stores the results back in $M(X)$. When $T=1$, the contents of $A$ remain unchanged, but status flags are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by X . |  |  |  | 29 | 2 | 2 |  |  |  |  |  |  | 25 | 3 | 2 |  |  |  |
| ASL | $\stackrel{7}{\square} \stackrel{0}{\square} \stackrel{\square}{\square}$ | This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C. |  |  |  |  |  |  | 0A | 2 | 1 |  |  |  | 06 | 5 | 2 |  |  |  |
| BBC <br> (Note 4) | Ai or $\mathrm{Mi}=0$ ? | This instruction tests the designated bit i of M or A and takes a branch if the bit is 0 . The branch address is specified by a relative address. If the bit is 1 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|c\|} 13 \\ 2 \\ 20 \mathrm{i} \end{array} \right\rvert\,$ | 4 | 2 |  |  |  | $\left\|\begin{array}{c} 17 \\ + \\ 20 \mathrm{i} \end{array}\right\|$ | 5 | 3 |
| BBS <br> (Note 4) | Ai or $\mathrm{Mi}=1$ ? | This instruction tests the designated bit i of the $M$ or $A$ and takes a branch if the bit is 1 . The branch address is specified by a relative address. If the bit is 0 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\left.\begin{gathered} 03 \\ 0 \\ 20 \mathrm{i} \end{gathered} \right\rvert\,$ | 4 | 2 |  |  |  | $\left\|\begin{array}{c} 07 \\ + \\ 20 i \end{array}\right\|$ | 5 | 3 |
| $\begin{aligned} & \text { BCC } \\ & \text { (Note 4) } \end{aligned}$ | $C=0$ ? | This instruction takes a branch to the appointed address if C is 0 . The branch address is specified by a relative address. If C is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BCS } \\ & \text { (Note 4) } \end{aligned}$ | $C=1 ?$ | This instruction takes a branch to the appointed address if $C$ is 1 . The branch address is specified by a relative address. If C is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BEQ <br> (Note 4) | $\mathrm{Z}=1$ ? | This instruction takes a branch to the appointed address when Z is 1 . The branch address is specified by a relative address. If $Z$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIT | $A \wedge M$ | This instruction takes a bit-wise logical AND of A and M contents; however, the contents of A and M are not modified. <br> The contents of $\mathrm{N}, \mathrm{V}, \mathrm{Z}$ are changed, but the contents of $\mathrm{A}, \mathrm{M}$ remain unchanged. |  |  |  |  |  |  |  |  |  |  |  |  | 24 | 3 | 2 |  |  |  |
| $\begin{aligned} & \text { BMI } \\ & \text { (Note 4) } \end{aligned}$ | $\mathrm{N}=1$ ? | This instruction takes a branch to the appointed address when N is 1 . The branch address is specified by a relative address. If $N$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE <br> (Note 4) | $Z=0$ ? | This instruction takes a branch to the appointed address if $Z$ is 0 . The branch address is specified by a relative address. If $Z$ is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| BPL <br> (Note 4) | $N=0$ ? | This instruction takes a branch to the appointed address if N is 0 . The branch address is specified by a relative address. If N is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRA | $\mathrm{PC} \leftarrow \mathrm{PC} \pm$ offset | This instruction branches to the appointed address. The branch address is specified by a relative address. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK | $\begin{aligned} & \mathrm{B} \leftarrow 1 \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PS} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{I} \leftarrow 1 \\ & \mathrm{PCL} \leftarrow \mathrm{ADL} \\ & \mathrm{PCH} \leftarrow \mathrm{ADH} \end{aligned}$ | When the BRK instruction is executed, the CPU pushes the current PC contents onto the stack. The BADRS designated in the interrupt vector table is stored into the PC. | 00 | 7 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BVC } \\ & \text { (Note 4) } \end{aligned}$ | $V=0$ ? | This instruction takes a branch to the appointed address if V is 0 . The branch address is specified by a relative address. If V is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVS <br> (Note 4) | $V=1$ ? | This instruction takes a branch to the appointed address when V is 1 . The branch address is specified by a relative address. When V is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLB | Ai or $\mathrm{Mi} \leftarrow 0$ | This instruction clears the designated bit i of A or M. |  |  |  |  |  |  |  |  |  | $\begin{array}{\|} 1 \mathrm{~B} \\ 2 \mathrm{~B} \\ 2 \mathrm{i} \end{array}$ | 2 | 1 |  |  |  | $\begin{aligned} & 1 \mathrm{~F} \\ & { }_{2}{ }^{2} \mathrm{i} \end{aligned}$ | 5 | 2 |
| CLC | $\mathrm{C} \leftarrow 0$ | This instruction clears C. | 18 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLD | $\mathrm{D} \leftarrow 0$ | This instruction clears D. | D8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLI | $1 \leftarrow 0$ | This instruction clears I. | 58 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLT | $\mathrm{T} \leftarrow 0$ | This instruction clears T . | 12 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLV | $\mathrm{V} \leftarrow 0$ | This instruction clears V. | B8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CMP <br> (Note 3) | $\begin{aligned} & \text { When } T=0 \\ & A-M \\ & \text { When } T=1 \\ & M(X)-M \end{aligned}$ | When $\mathrm{T}=0$, this instruction subtracts the contents of $M$ from the contents of $A$. The result is not stored and the contents of A or M are not modified. <br> When $\mathrm{T}=1$, the CMP subtracts the contents of $M$ from the contents of $M(X)$. The result is not stored and the contents of $\mathrm{X}, \mathrm{M}$, and A are not modified. <br> $M(X)$ represents the contents of memory where is indicated by X . |  |  |  | C9 | 2 | 2 |  |  |  |  |  |  | C5 | 3 | 2 |  |  |  |
| COM | $\mathrm{M} \leftarrow \mathrm{M}$ | This instruction takes the one's complement of the contents of M and stores the result in M . |  |  |  |  |  |  |  |  |  |  |  |  | 44 | 5 | 2 |  |  |  |
| CPX | X-M | This instruction subtracts the contents of M from the contents of X . The result is not stored and the contents of X and M are not modified. |  |  |  | E0 | 2 | 2 |  |  |  |  |  |  | E4 | 3 | 2 |  |  |  |
| CPY | Y - M | This instruction subtracts the contents of $M$ from the contents of Y . The result is not stored and the contents of Y and M are not modified. |  |  |  | CO | 2 | 2 |  |  |  |  |  |  | C4 | 3 | 2 |  |  |  |
| DEC | $\begin{aligned} & A \leftarrow A-1 \text { or } \\ & M \leftarrow M-1 \end{aligned}$ | This instruction subtracts 1 from the contents of $A$ or $M$. |  |  |  |  |  |  | 1A | 2 | 1 |  |  |  | C6 | 5 | 2 |  |  |  |





| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| LSR | $\stackrel{7}{0} \square^{0} \rightarrow \square$ | This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0 , and the bit 0 is stored in C. |  |  |  |  |  |  | 4A | 2 | 1 |  |  |  | 46 | 5 | 2 |  |  |  |
| MUL | $\begin{aligned} & M(S) \cdot A \leftarrow A * M(z z+X) \\ & S \leftarrow S-1 \end{aligned}$ | This instruction multiply Accumulator with the memory specified by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | This instruction adds one to the PC but does no otheroperation. | EA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORA <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \vee M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \vee M \end{aligned}$ | When $\mathrm{T}=0$, this instruction transfers the contents of $A$ and $M$ to the ALU which performs a bit-wise "OR", and stores the result in A. <br> When $\mathrm{T}=1$, this instruction transfers the contents of $M(X)$ and the $M$ to the ALU which performs a bit-wise OR, and stores the result in $\mathrm{M}(\mathrm{X})$. The contents of $A$ remain unchanged, but status flags are changed. <br> $M(X)$ represents the contents of memory where is indicated by X . |  |  |  | 09 | 2 | 2 |  |  |  |  |  |  | 05 | 3 | 2 |  |  |  |
| PHA | $\begin{aligned} & M(S) \leftarrow A \\ & S \leftarrow S-1 \end{aligned}$ | This instruction pushes the contents of A to the memory location designated by S , and decrements the contents of $S$ by one. | 48 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PHP | $\begin{aligned} & M(S) \leftarrow P S \\ & S \leftarrow S-1 \end{aligned}$ | This instruction pushes the contents of PS to the memory location designated by $S$ and decrements the contents of S by one. | 08 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLA | $\begin{aligned} & S \leftarrow S+1 \\ & A \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory designated by $S$ in $A$. | 68 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLP | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by S in PS. | 28 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL | $\stackrel{7 \quad 0}{\leftarrow \square} \stackrel{\square}{\square} \leftarrow \square$ | This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C. |  |  |  |  |  |  | 2A | 2 | 1 |  |  |  | 26 | 5 | 2 |  |  |  |
| ROR |  | This instruction shifts either A or M one bit right through C . C is stored in bit 7 and bit 0 is stored in C. |  |  |  |  |  |  | 6A | 2 | 1 |  |  |  | 66 | 5 | 2 |  |  |  |
| RRF | $\begin{gathered} 7 \quad 0 \\ \square \quad \square \end{gathered}$ | This instruction rotates 4 bits of the M content to the right. |  |  |  |  |  |  |  |  |  |  |  |  | 82 | 8 | 2 |  |  |  |
| RTI | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one, and stores the contents of the memory location designated by S in PS. S is again incremented by one and stores the contents of the memory location designated by $S$ in PCL. S is again incremented by one and stores the contents of memory location designated by S in PCH . | 40 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \\ & (P C) \leftarrow(P C)+1 \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by $S$ in PCL. $S$ is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1 . | 60 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| SBC (Note 1) (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A-M-C \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)-M-C \end{aligned}$ | When $\mathrm{T}=0$, this instruction subtracts the value of M and the complement of C from A , and stores the results in A and C. <br> When $\mathrm{T}=1$, the instruction subtracts the contents of M and the complement of C from the contents of $M(X)$, and stores the results in $\mathrm{M}(\mathrm{X})$ and C . <br> A remain unchanged, but status flag are changed. <br> $M(X)$ represents the contents of memory where is indicated by $X$. |  |  |  | E9 | 2 | 2 |  |  |  |  |  |  | E5 | 3 | 2 |  |  |  |
| SEB | Ai or $\mathrm{Mi} \leftarrow 1$ | This instruction sets the designated bit i of A or M. |  |  |  |  |  |  |  |  |  | $\begin{array}{r} 0 \mathrm{~B} \\ 20 \mathrm{a} \\ 2 \mathrm{i} \\ \hline \end{array}$ | 2 | 1 |  |  |  | $\begin{array}{\|c} 0 \mathrm{~F} \\ + \\ 20 \mathrm{i} \\ \hline \end{array}$ | 5 | 2 |
| SEC | $C \leftarrow 1$ | This instruction sets C. | 38 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SED | $\mathrm{D} \leftarrow 1$ | This instruction set D. | F8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | $\mathrm{I} \leftarrow 1$ | This instruction set I. | 78 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SET | $\mathrm{T} \leftarrow 1$ | This instruction set T. | 32 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STA | $\mathrm{M} \leftarrow \mathrm{A}$ | This instruction stores the contents of A in M . The contents of A does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 85 | 4 | 2 |  |  |  |
| STP |  | This instruction resets the oscillation control F/ F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode. | 42 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STX | $\mathrm{M} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in M . The contents of X does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 86 | 4 | 2 |  |  |  |
| STY | $\mathrm{M} \leftarrow \mathrm{Y}$ | This instruction stores the contents of Y in M . The contents of Y does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 84 | 4 | 2 |  |  |  |
| TAX | $X \leftarrow A$ | This instruction stores the contents of A in X . The contents of A does not change. | AA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TAY | $\mathrm{Y} \leftarrow \mathrm{A}$ | This instruction stores the contents of A in Y . The contents of A does not change. | A8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TST | $\mathrm{M}=0$ ? | This instruction tests whether the contents of M are " 0 " or not and modifies the N and Z . |  |  |  |  |  |  |  |  |  |  |  |  | 64 | 3 | 2 |  |  |  |
| TSX | $x \leftarrow S$ | This instruction transfers the contents of $S$ in X. | BA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXA | $\mathrm{A} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in A . | 8A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXS | $\mathrm{S} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in S . | 9A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TYA | $A \leftarrow Y$ | This instruction stores the contents of Y in A . | 98 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WIT |  | The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. <br> CPU starts its function after the Timer X over flows (comes to the terminal count). All registers or internal memory contents except Timer X will not change during this mode. (Of course needs VDD). | C2 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes 1 : The number of cycles " $n$ " is increased by 3 when $T$ is 1.
2 : The number of cycles " $n$ " is increased by 2 when $T$ is 1 .
3 : The number of cycles " $n$ " is increased by 1 when $T$ is 1 .
4 : The number of cycles " $n$ " is increased by 2 when branching has occurred.
$5: \mathrm{N}, \mathrm{V}$, and Z flags are invalid in decimal operation mode.


| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| IMP | Implied addressing mode | + | Addition |
| IMM | Immediate addressing mode | - | Subtraction |
| A | Accumulator or Accumulator addressing mode | * | Multiplication |
| BIT, A | Accumulator bit addressing mode | 1 | Division |
| BIT, A, R | Accumulator bit relative addressing mode | $\wedge$ | Logical OR |
| ZP | Zero page addressing mode | V | Logical AND |
| BIT, ZP | Zero page bit addressing mode | $\forall$ | Logical exclusive OR |
| BIT, ZP, R | Zero page bit relative addressing mode | - | Negation |
| ZP, X | Zero page X addressing mode | $\leftarrow$ | Shows direction of data flow |
| ZP, Y | Zero page Y addressing mode | X | Index register X |
| ABS | Absolute addressing mode | Y | Index register Y |
| ABS, $X$ | Absolute X addressing mode | S | Stack pointer |
| ABS, Y | Absolute Y addressing mode | PC | Program counter |
| IND | Indirect absolute addressing mode | PS | Processor status register |
|  |  | PCH | 8 high-order bits of program counter |
| ZP, IND | Zero page indirect absolute addressing mode | PCL | 8 low-order bits of program counter |
|  |  | ADH | 8 high-order bits of address |
| IND, $X$ | Indirect X addressing mode | ADL | 8 low-order bits of address |
| IND, Y | Indirect Y addressing mode | FF | FF in Hexadecimal notation |
| REL | Relative addressing mode | nn | Immediate value |
| SP | Special page addressing mode | zz | Zero page address |
| C | Carry flag Zero flag | M | Memory specified by address designation of any addressing mode |
| I | Interrupt disable flag | $\mathrm{M}(\mathrm{X})$ | Memory of address indicated by contents of index register X |
| B | Break flag | M(S) | Memory of address indicated by contents of stack |
| T | X-modified arithmetic mode flag |  | pointer |
| V | Overflow flag | M(ADh, ADL) | Contents of memory at address indicated by ADH and |
| N | Negative flag |  | ADL, in ADH is 8 high-order bits and ADL is 8 low-order bits. |
|  |  | M(00, ADL) | Contents of address indicated by zero page ADL |
|  |  | Ai | Bit i ( $\mathrm{i}=0$ to 7) of accumulator |
|  |  | Mi | Bit i $(\mathrm{i}=0$ to 7) of memory |
|  |  | OP | Opcode |
|  |  | n | Number of cycles |
|  |  | \# | Number of bytes |

### 3.8 List of instruction code

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | BRK | $\begin{gathered} \text { ORA } \\ \text { IND, } X \end{gathered}$ | $\begin{gathered} \text { JSR } \\ \text { ZP, IND } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \text { 0, A } \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \mathbf{0 , Z P} \end{aligned}$ | PHP | ORA IMM | $\begin{gathered} \text { ASL } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 0, A \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & \text { 0, ZP } \end{aligned}$ |
| 0001 | 1 | BPL | $\begin{gathered} \text { ORA } \\ \text { IND, } Y \end{gathered}$ | CLT | $\begin{gathered} \mathrm{BBC} \\ 0, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & \mathrm{0}, \mathrm{ZP} \end{aligned}$ | CLC | $\left\lvert\, \begin{gathered} \text { ORA } \\ \text { ABS, } Y \end{gathered}\right.$ | $\begin{gathered} \text { DEC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\begin{gathered} \text { ORA } \\ \text { ABS, } x \end{gathered}$ | $\begin{gathered} \text { ASL } \\ \text { ABS, } X \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{0 , Z P} \end{aligned}$ |
| 0010 | 2 | $\begin{aligned} & \text { JSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { IND, } \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { JSR } \\ & \text { SP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 1, A } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \text { 1, ZP } \end{aligned}$ | PLP | AND IMM | $\underset{\mathrm{A}}{\mathrm{ROL}}$ | $\begin{aligned} & \text { SEB } \\ & 1, A \end{aligned}$ | $\begin{gathered} \text { BIT } \\ \text { ABS } \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & \mathbf{1 , Z P} \end{aligned}$ |
| 0011 | 3 | BMI | $\begin{gathered} \text { AND } \\ \text { IND, } Y \end{gathered}$ | SET | $\begin{aligned} & \text { BBC } \\ & \text { 1, A } \end{aligned}$ | - | $\begin{aligned} & \text { AND } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & \text { 1, ZP } \end{aligned}$ | SEC | $\begin{gathered} \text { AND } \\ \text { ABS, } Y \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \text { 1, A } \end{aligned}$ | $\begin{aligned} & \text { LDM } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { ABS, } x \end{gathered}$ | $\begin{array}{\|c} \mathrm{ROL} \\ \mathrm{ABS}, \mathrm{X} \end{array}$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{1 , Z P} \end{aligned}$ |
| 0100 | 4 | RTI | $\begin{aligned} & \text { EOR } \\ & \text { IND, } X \end{aligned}$ | STP | $\begin{aligned} & \text { BBS } \\ & \text { 2, A } \end{aligned}$ | $\begin{gathered} \text { COM } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 2, ZP } \end{aligned}$ | PHA | EOR IMM | $\underset{\text { A }}{\text { LSR }}$ | $\begin{aligned} & \text { SEB } \\ & 2, A \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { EOR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0101 | 5 | BVC | $\begin{gathered} \text { EOR } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{aligned} & \text { BBC } \\ & 2, A \end{aligned}$ | - | $\begin{aligned} & \text { EOR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & \text { 2, ZP } \end{aligned}$ | CLI | $\begin{gathered} \text { EOR } \\ \text { ABS, } Y \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & 2, A \end{aligned}$ | - | $\begin{gathered} \text { EOR } \\ \text { ABS, } x \end{gathered}$ | $\begin{gathered} \text { LSR } \\ \text { ABS, } x \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \text { 2, ZP } \end{aligned}$ |
| 0110 | 6 | RTS | $\begin{gathered} \text { ADC } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { MUL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 3, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { TST } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 3, \mathrm{ZP} \end{aligned}$ | PLA | ADC IMM | $\begin{gathered} \text { ROR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 3, A \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { IND } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 0111 | 7 | BVS | $\begin{gathered} \text { ADC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \text { BBC } \\ 3, A \end{gathered}$ | - | $\begin{aligned} & \text { ADC } \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 3, \mathrm{ZP} \end{aligned}$ | SEI | $\begin{array}{\|c} \text { ADC } \\ \text { ABS, } Y \end{array}$ | - | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{~A} \end{aligned}$ | - | $\left\lvert\, \begin{gathered} \text { ADC } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{array}{\|c\|} \text { ROR } \\ \text { ABS, } \mathrm{X} \end{array}$ | $\begin{aligned} & \text { CLB } \\ & \text { 3, } \mathrm{ZP} \end{aligned}$ |
| 1000 | 8 | BRA | $\begin{gathered} \text { STA } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { RRF } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 4, \text { A } \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 4, \mathrm{ZP} \end{aligned}$ | DEY | - | TXA | $\begin{aligned} & \text { SEB } \\ & 4, A \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & \text { 4, ZP } \end{aligned}$ |
| 1001 | 9 | BCC | $\begin{gathered} \text { STA } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \text { BBC } \\ 4, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { STX } \\ \text { ZP, Y } \end{gathered}$ | $\begin{aligned} & \text { BBC } \\ & 4, \mathrm{ZP} \end{aligned}$ | TYA | $\begin{gathered} \text { STA } \\ \text { ABS, } Y \end{gathered}$ | TXS | $\begin{aligned} & \text { CLB } \\ & 4, A \end{aligned}$ | - | $\begin{gathered} \text { STA } \\ \text { ABS, } x \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1010 | A | LDY <br> IMM | $\begin{gathered} \text { LDA } \\ \text { IND, } \mathrm{X} \end{gathered}$ | $\begin{aligned} & \text { LDX } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 5, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 5, \mathrm{ZP} \end{aligned}$ | TAY | LDA <br> IMM | TAX | $\begin{aligned} & \text { SEB } \\ & 5, A \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1011 | B | BCS | $\begin{gathered} \text { LDA } \\ \text { IND, } Y \end{gathered}$ | $\begin{gathered} \text { JMP } \\ \text { ZP, IND } \end{gathered}$ | $\begin{gathered} \text { BBC } \\ 5, A \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP, Y } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 5, \mathrm{ZP} \end{aligned}$ | CLV | $\begin{gathered} \text { LDA } \\ \text { ABS, } Y \end{gathered}$ | TSX | $\begin{aligned} & \text { CLB } \\ & 5, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { LDY } \\ \text { ABS, } X \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { ABS, } x \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \text { ABS, } Y \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \text { 5, ZP } \end{aligned}$ |
| 1100 | C | CPY <br> IMM | $\begin{aligned} & \text { CMP } \\ & \text { IND, } \mathrm{X} \end{aligned}$ | WIT | $\begin{aligned} & \text { BBS } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 6, \mathrm{ZP} \end{aligned}$ | INY | CMP <br> IMM | DEX | $\begin{aligned} & \text { SEB } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1101 | D | BNE | $\begin{gathered} \text { CMP } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \text { BBC } \\ 6, A \end{gathered}$ | - | $\begin{aligned} & \text { CMP } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 6, \mathrm{ZP} \end{aligned}$ | CLD | $\begin{gathered} \text { CMP } \\ \text { ABS, } Y \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & 6, A \end{aligned}$ | - | $\begin{gathered} \text { CMP } \\ \text { ABS, } x \end{gathered}$ | $\begin{gathered} \mathrm{DEC} \\ \mathrm{ABS}, \mathrm{x} \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1110 | E | $\begin{aligned} & \text { CPX } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { SBC } \\ \text { IND, } x \end{gathered}$ | $\begin{gathered} \text { DIV } \\ \text { ZP, } \mathrm{x} \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \text { 7, A } \end{aligned}$ | $\begin{gathered} \text { CPX } \\ \text { ZP } \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{ZP} \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 7, \mathrm{ZP} \end{aligned}$ | INX | SBC <br> IMM | NOP | $\begin{aligned} & \text { SEB } \\ & 7, A \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{ABS} \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 7, \mathrm{ZP} \end{aligned}$ |
| 1111 | F | BEQ | $\begin{gathered} \text { SBC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{aligned} & \text { BBC } \\ & 7, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{gathered} \text { INC } \\ \text { ZP, } \end{gathered}$ | $\begin{aligned} & \mathrm{BBC} \\ & 7, \mathrm{ZP} \end{aligned}$ | SED | $\begin{gathered} \mathrm{SBC} \\ \mathrm{ABS}, \mathrm{Y} \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & \text { 7, A } \end{aligned}$ | - | $\underset{\text { ABS }, x}{S B C}$ | $\left\lvert\, \begin{gathered} \text { INC } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & \text { 7, ZP } \end{aligned}$ |

$\square$ : 3-byte instruction
$\square:$ 2-byte instruction
$\square$ : 1-byte instruction

### 3.9 SFR memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (P0D) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 |  |
| 000916 |  |
| 000A16 |  |
| 000B16 |  |
| $000 \mathrm{C}_{16}$ |  |
| 000D16 |  |
| 000E16 |  |
| 000F16 |  |
| 001016 |  |
| 001116 |  |
| 001216 |  |
| 001316 |  |
| 001416 |  |
| 001516 |  |
| 001616 | Pull-up control register (PULL) |
| 001716 | Port P1P3 control register (P1P3C) |
| 001816 | Transmit/Receive buffer register (TB/RB) |
| 001916 | Serial I/O1 status register (SIO1STS) |
| 001A16 | Serial I/O1 control register (SIO1CON) |
| 001B16 | UART control register (UARTCON) |
| $001 C_{16}$ | Baud rate generator (BRG) |
| 001D16 | Timer A mode register (TAM) |
| 001E16 | Timer A (low-order) (TAL) |
| 001F16 | Timer A (high-order) (TAH) |


| 002016 | Timer Y, Z mode register (TYZM) |
| :---: | :---: |
| 002116 | Prescaler Y (PREY) |
| 002216 | Timer Y secondary (TYS) |
| 002316 | Timer Y primary (TYP) |
| 002416 | Timer Y, Z waveform output control register (PUM) |
| 002516 | Prescaler Z (PREZ) |
| 002616 | Timer Z secondary (TZS) |
| 002716 | Timer Z primary (TZP) |
| 002816 | Prescaler 1 (PRE1) |
| 002916 | Timer 1 (T1) |
| 002A16 | One-shot start register (ONS) |
| 002B16 | Timer X mode register (TXM) |
| 002C16 | Prescaler X (PREX) |
| 002D16 | Timer X (TX) |
| 002E16 | Timer count source set register (TCSS) |
| 002F16 |  |
| 003016 | Serial I/O2 control register (SIO2CON) |
| 003116 | Serial I/O2 register (SIO2) |
| 003216 |  |
| 003316 |  |
| 003416 | A/D control register (ADCON) |
| 003516 | A/D conversion register (low-order) (ADL) |
| 003616 | A/D conversion register (high-order) (ADH) |
| 003716 |  |
| 003816 | MISRG |
| 003916 | Watchdog timer control register (WDTCON) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

### 3.10 Pin configurations

(Top view)


## Package type: 32P6U-A

Fig. 3.10.1 32P6U-A package pin configuration
(Top view)


## Package tvpe: 36P2R-A

Fig. 3.10.2 36P2R-A package pin configuration
(Top view)


Package type: 32P4B

Fig. 3.10.3 32P4B package pin configuration
(Top view)


Outine 42S1M

Fig. 3.10.4 42S1M package pin configuration

### 3.11 Differences between 7540 Group and 7531 Group

Table 3.11.1 shows the differences between 7540 Group and 7531 Group.
Table 3.11.1 Differences between 7540 Group and 7531 Group (Performance overview)

| Parameter |  | 7540 Group | 7531 Group |
| :---: | :---: | :---: | :---: |
| Number of basic instructions |  | 71 (DIV, MUL instruction added) | 69 |
| Memory sizes | ROM | 16 to 32 K bytes | 8 to 16 K bytes |
|  | RAM | 512 to 768 bytes | 256 to 384 bytes |
| Input/Output ports |  | Initial value: 0016 <br> (Ports P0 and P3 pull-up Off) | Initial value: FF16 <br> (Ports P0 and P3 pull-up On) |
| Interrupt sources | 32-pin version | 14 sources, 14 vector (4 for external) | 11 sources, 8 vector (3 for external) |
|  | 36-pin version | 15 sources, 15 vector <br> (5 for external) | 12 sources, 8 vector (4 for external) |
| 16-bit timer |  | 1 (Timer A) |  |
| 8 -bit timer |  | 3 (Timer 1, X, Y, Z) | 3 (Timer 1, 2, X) |
| Serial I/O1 |  | Clock synchronous/UART | UART only |
| Clock generation circuit |  | Cecamic oscillator/ <br> Quartz-crystal oscillator/ <br> RC oscillation/ <br> On-chip oscillator oscillation | Cecamic oscillator/ Quartz-crystal oscillator/ RC oscillation |
| Oscillation stop detection circuit |  | 1 | $\square$ |

Figure 3.11 .1 shows the memory map of 7540 Group and 7531 Group.


Fig. 3.11.1 Memory map of 7540 Group and 7531 Group

Figure 3.11 .2 shows the memory map of interrupt vector area of 7540 Group and 7531 Group.


Fig. 3.11.2 Memory map of interrupt vector area of 7540 Group and 7531 Group

Figure 3.11 .3 shows the timer function of 7540 Group and 7531 Group.


Fig. 3.11.3 Timer function of 7540 Group and 7531 Group

RENESAS 8-BIT CISC SINGLE-CHIP MICROCOMPUTER USER'S MANUAL
7540 Group

Publication Data : Rev. 1.00 Jan 01, 2002<br>Rev.2.00 Jun 21, 2004<br>Published by : Sales Strategic Planning Div. Renesas Technology Corp.

[^0]
## 7540 Group <br> User's Manual

## Renesns


[^0]:    © 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.

